File: [local] / sys / dev / pci / pciide_cy693_reg.h (download)
Revision 1.1.1.1 (vendor branch), Tue Mar 4 16:13:48 2008 UTC (16 years, 5 months ago) by nbrk
Branch: OPENBSD_4_2_BASE, MAIN
CVS Tags: jornada-partial-support-wip, HEAD Changes since 1.1: +0 -0 lines
Import of OpenBSD 4.2 release kernel tree with initial code to support
Jornada 720/728, StrongARM 1110-based handheld PC.
At this point kernel roots on NFS and boots into vfs_mountroot() and traps.
What is supported:
- glass console, Jornada framebuffer (jfb) works in 16bpp direct color mode
(needs some palette tweaks for non black/white/blue colors, i think)
- saic, SA11x0 interrupt controller (needs cleanup)
- sacom, SA11x0 UART (supported only as boot console for now)
- SA11x0 GPIO controller fully supported (but can't handle multiple interrupt
handlers on one gpio pin)
- sassp, SSP port on SA11x0 that attaches spibus
- Jornada microcontroller (jmcu) to control kbd, battery, etc throught
the SPI bus (wskbd attaches on jmcu, but not tested)
- tod functions seem work
- initial code for SA-1111 (chip companion) : this is TODO
Next important steps, i think:
- gpio and intc on sa1111
- pcmcia support for sa11x0 (and sa1111 help logic)
- REAL root on nfs when we have PCMCIA support (we may use any of supported pccard NICs)
- root on wd0! (using already supported PCMCIA-ATA)
|
/* $OpenBSD: pciide_cy693_reg.h,v 1.7 2004/10/17 18:16:12 grange Exp $ */
/* $NetBSD: pciide_cy693_reg.h,v 1.4 2000/05/15 08:46:01 bouyer Exp $ */
/*
* Copyright (c) 1998 Manuel Bouyer.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by Manuel Bouyer.
* 4. Neither the name of the University nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef _DEV_PCI_PCIIDE_CY693_REG_H_
#define _DEV_PCI_PCIIDE_CY693_REG_H_
/*
* Registers definitions for Contaq/Cypress's CY82693U PCI IDE controller.
* Available from http://www.cypress.com/japan/prodgate/chip/cy82c693.html
* This chip has 2 PCI IDE functions, each of them has only one channel
* So there's no primary/secodary distinction in the registers defs.
*/
/* IDE control register */
#define CY_CTRL 0x40
#define CY_CTRL_RETRY 0x00002000
#define CY_CTRL_SLAVE_PREFETCH 0x00000400
#define CY_CTRL_POSTWRITE 0x00000200
#define CY_CTRL_PREFETCH(drive) (0x00000100 << (2 * (drive)))
#define CY_CTRL_POSTWRITE_LENGTH_MASK 0x00000030
#define CY_CTRL_POSTWRITE_LENGTH_OFF 4
#define CY_CTRL_PREFETCH_LENGTH_MASK 0x00000003
#define CY_CTRL_PREFETCH_LENGTH_OFF 0
/* IDE addr setup control register */
#define CY_ADDR_CTRL 0x48
#define CY_ADDR_CTRL_SETUP_OFF(drive) (4 * (drive))
#define CY_ADDR_CTRL_SETUP_MASK(drive) \
(0x00000007 << CY_ADDR_CTRL_SETUP_OFF(drive))
/* command control register */
#define CY_CMD_CTRL 0x4c
#define CY_CMD_CTRL_IOW_PULSE_OFF(drive) (12 + 16 * (drive))
#define CY_CMD_CTRL_IOW_REC_OFF(drive) (8 + 16 * (drive))
#define CY_CMD_CTRL_IOR_PULSE_OFF(drive) (4 + 16 * (drive))
#define CY_CMD_CTRL_IOR_REC_OFF(drive) (0 + 16 * (drive))
static int8_t cy_pio_pulse[] = {9, 4, 3, 2, 2};
static int8_t cy_pio_rec[] = {9, 7, 4, 2, 0};
#ifdef unused
static int8_t cy_dma_pulse[] = {7, 2, 2};
static int8_t cy_dma_rec[] = {7, 1, 0};
#endif
/*
* The cypress is quite weird: it uses 8-bit ISA registers to control
* DMA modes.
*/
#define CY_DMA_ADDR 0x22
#define CY_DMA_SIZE 0x2
#define CY_DMA_IDX 0x00
#define CY_DMA_IDX_PRIMARY 0x30
#define CY_DMA_IDX_SECONDARY 0x31
#define CY_DMA_IDX_TIMEOUT 0x32
#define CY_DMA_DATA 0x01
/* Multiword DMA transfer, for CY_DMA_IDX_PRIMARY or CY_DMA_IDX_SECONDARY */
#define CY_DMA_DATA_MODE_MASK 0x03
#define CY_DMA_DATA_SINGLE 0x04
/* Private data */
struct pciide_cy {
const struct cy82c693_handle *cy_handle;
int cy_compatchan;
};
#endif /* !_DEV_PCI_PCIIDE_CY693_REG_H_ */