File: [local] / sys / dev / ic / ar5212.c (download)
Revision 1.1, Tue Mar 4 16:10:19 2008 UTC (16 years, 2 months ago) by nbrk
Branch point for: MAIN
Initial revision
|
/* $OpenBSD: ar5212.c,v 1.40 2007/04/10 17:47:55 miod Exp $ */
/*
* Copyright (c) 2004, 2005, 2006, 2007 Reyk Floeter <reyk@openbsd.org>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
/*
* HAL interface for the Atheros AR5001 Wireless LAN chipset
* (AR5212 + AR5111/AR5112).
*/
#include <dev/ic/ar5xxx.h>
#include <dev/ic/ar5212reg.h>
#include <dev/ic/ar5212var.h>
HAL_BOOL ar5k_ar5212_nic_reset(struct ath_hal *, u_int32_t);
HAL_BOOL ar5k_ar5212_nic_wakeup(struct ath_hal *, u_int16_t);
u_int16_t ar5k_ar5212_radio_revision(struct ath_hal *, HAL_CHIP);
const void ar5k_ar5212_fill(struct ath_hal *);
HAL_BOOL ar5k_ar5212_txpower(struct ath_hal *, HAL_CHANNEL *, u_int);
/*
* Initial register setting for the AR5212
*/
static const struct ar5k_ar5212_ini ar5212_ini[] =
AR5K_AR5212_INI;
static const struct ar5k_ar5212_ini_mode ar5212_mode[] =
AR5K_AR5212_INI_MODE;
AR5K_HAL_FUNCTIONS(extern, ar5k_ar5212,);
const void
ar5k_ar5212_fill(struct ath_hal *hal)
{
hal->ah_magic = AR5K_AR5212_MAGIC;
/*
* Init/Exit functions
*/
AR5K_HAL_FUNCTION(hal, ar5212, get_rate_table);
AR5K_HAL_FUNCTION(hal, ar5212, detach);
/*
* Reset functions
*/
AR5K_HAL_FUNCTION(hal, ar5212, reset);
AR5K_HAL_FUNCTION(hal, ar5212, set_opmode);
AR5K_HAL_FUNCTION(hal, ar5212, calibrate);
/*
* TX functions
*/
AR5K_HAL_FUNCTION(hal, ar5212, update_tx_triglevel);
AR5K_HAL_FUNCTION(hal, ar5212, setup_tx_queue);
AR5K_HAL_FUNCTION(hal, ar5212, setup_tx_queueprops);
AR5K_HAL_FUNCTION(hal, ar5212, release_tx_queue);
AR5K_HAL_FUNCTION(hal, ar5212, reset_tx_queue);
AR5K_HAL_FUNCTION(hal, ar5212, get_tx_buf);
AR5K_HAL_FUNCTION(hal, ar5212, put_tx_buf);
AR5K_HAL_FUNCTION(hal, ar5212, tx_start);
AR5K_HAL_FUNCTION(hal, ar5212, stop_tx_dma);
AR5K_HAL_FUNCTION(hal, ar5212, setup_tx_desc);
AR5K_HAL_FUNCTION(hal, ar5212, setup_xtx_desc);
AR5K_HAL_FUNCTION(hal, ar5212, fill_tx_desc);
AR5K_HAL_FUNCTION(hal, ar5212, proc_tx_desc);
AR5K_HAL_FUNCTION(hal, ar5212, has_veol);
/*
* RX functions
*/
AR5K_HAL_FUNCTION(hal, ar5212, get_rx_buf);
AR5K_HAL_FUNCTION(hal, ar5212, put_rx_buf);
AR5K_HAL_FUNCTION(hal, ar5212, start_rx);
AR5K_HAL_FUNCTION(hal, ar5212, stop_rx_dma);
AR5K_HAL_FUNCTION(hal, ar5212, start_rx_pcu);
AR5K_HAL_FUNCTION(hal, ar5212, stop_pcu_recv);
AR5K_HAL_FUNCTION(hal, ar5212, set_mcast_filter);
AR5K_HAL_FUNCTION(hal, ar5212, set_mcast_filterindex);
AR5K_HAL_FUNCTION(hal, ar5212, clear_mcast_filter_idx);
AR5K_HAL_FUNCTION(hal, ar5212, get_rx_filter);
AR5K_HAL_FUNCTION(hal, ar5212, set_rx_filter);
AR5K_HAL_FUNCTION(hal, ar5212, setup_rx_desc);
AR5K_HAL_FUNCTION(hal, ar5212, proc_rx_desc);
AR5K_HAL_FUNCTION(hal, ar5212, set_rx_signal);
/*
* Misc functions
*/
AR5K_HAL_FUNCTION(hal, ar5212, dump_state);
AR5K_HAL_FUNCTION(hal, ar5212, get_diag_state);
AR5K_HAL_FUNCTION(hal, ar5212, get_lladdr);
AR5K_HAL_FUNCTION(hal, ar5212, set_lladdr);
AR5K_HAL_FUNCTION(hal, ar5212, set_regdomain);
AR5K_HAL_FUNCTION(hal, ar5212, set_ledstate);
AR5K_HAL_FUNCTION(hal, ar5212, set_associd);
AR5K_HAL_FUNCTION(hal, ar5212, set_gpio_input);
AR5K_HAL_FUNCTION(hal, ar5212, set_gpio_output);
AR5K_HAL_FUNCTION(hal, ar5212, get_gpio);
AR5K_HAL_FUNCTION(hal, ar5212, set_gpio);
AR5K_HAL_FUNCTION(hal, ar5212, set_gpio_intr);
AR5K_HAL_FUNCTION(hal, ar5212, get_tsf32);
AR5K_HAL_FUNCTION(hal, ar5212, get_tsf64);
AR5K_HAL_FUNCTION(hal, ar5212, reset_tsf);
AR5K_HAL_FUNCTION(hal, ar5212, get_regdomain);
AR5K_HAL_FUNCTION(hal, ar5212, detect_card_present);
AR5K_HAL_FUNCTION(hal, ar5212, update_mib_counters);
AR5K_HAL_FUNCTION(hal, ar5212, get_rf_gain);
AR5K_HAL_FUNCTION(hal, ar5212, set_slot_time);
AR5K_HAL_FUNCTION(hal, ar5212, get_slot_time);
AR5K_HAL_FUNCTION(hal, ar5212, set_ack_timeout);
AR5K_HAL_FUNCTION(hal, ar5212, get_ack_timeout);
AR5K_HAL_FUNCTION(hal, ar5212, set_cts_timeout);
AR5K_HAL_FUNCTION(hal, ar5212, get_cts_timeout);
/*
* Key table (WEP) functions
*/
AR5K_HAL_FUNCTION(hal, ar5212, is_cipher_supported);
AR5K_HAL_FUNCTION(hal, ar5212, get_keycache_size);
AR5K_HAL_FUNCTION(hal, ar5212, reset_key);
AR5K_HAL_FUNCTION(hal, ar5212, is_key_valid);
AR5K_HAL_FUNCTION(hal, ar5212, set_key);
AR5K_HAL_FUNCTION(hal, ar5212, set_key_lladdr);
/*
* Power management functions
*/
AR5K_HAL_FUNCTION(hal, ar5212, set_power);
AR5K_HAL_FUNCTION(hal, ar5212, get_power_mode);
AR5K_HAL_FUNCTION(hal, ar5212, query_pspoll_support);
AR5K_HAL_FUNCTION(hal, ar5212, init_pspoll);
AR5K_HAL_FUNCTION(hal, ar5212, enable_pspoll);
AR5K_HAL_FUNCTION(hal, ar5212, disable_pspoll);
/*
* Beacon functions
*/
AR5K_HAL_FUNCTION(hal, ar5212, init_beacon);
AR5K_HAL_FUNCTION(hal, ar5212, set_beacon_timers);
AR5K_HAL_FUNCTION(hal, ar5212, reset_beacon);
AR5K_HAL_FUNCTION(hal, ar5212, wait_for_beacon);
/*
* Interrupt functions
*/
AR5K_HAL_FUNCTION(hal, ar5212, is_intr_pending);
AR5K_HAL_FUNCTION(hal, ar5212, get_isr);
AR5K_HAL_FUNCTION(hal, ar5212, get_intr);
AR5K_HAL_FUNCTION(hal, ar5212, set_intr);
/*
* Chipset functions (ar5k-specific, non-HAL)
*/
AR5K_HAL_FUNCTION(hal, ar5212, get_capabilities);
AR5K_HAL_FUNCTION(hal, ar5212, radar_alert);
/*
* EEPROM access
*/
AR5K_HAL_FUNCTION(hal, ar5212, eeprom_is_busy);
AR5K_HAL_FUNCTION(hal, ar5212, eeprom_read);
AR5K_HAL_FUNCTION(hal, ar5212, eeprom_write);
/*
* Unused functions or functions not implemented
*/
AR5K_HAL_FUNCTION(hal, ar5212, set_bssid_mask);
AR5K_HAL_FUNCTION(hal, ar5212, get_tx_queueprops);
AR5K_HAL_FUNCTION(hal, ar5212, num_tx_pending);
AR5K_HAL_FUNCTION(hal, ar5212, phy_disable);
AR5K_HAL_FUNCTION(hal, ar5212, set_txpower_limit);
AR5K_HAL_FUNCTION(hal, ar5212, set_def_antenna);
AR5K_HAL_FUNCTION(hal, ar5212, get_def_antenna);
#ifdef notyet
AR5K_HAL_FUNCTION(hal, ar5212, set_capability);
AR5K_HAL_FUNCTION(hal, ar5212, proc_mib_event);
AR5K_HAL_FUNCTION(hal, ar5212, get_tx_inter_queue);
#endif
}
struct ath_hal *
ar5k_ar5212_attach(u_int16_t device, void *sc, bus_space_tag_t st,
bus_space_handle_t sh, int *status)
{
struct ath_hal *hal = (struct ath_hal*) sc;
u_int8_t mac[IEEE80211_ADDR_LEN];
u_int32_t srev;
ar5k_ar5212_fill(hal);
/* Bring device out of sleep and reset its units */
if (ar5k_ar5212_nic_wakeup(hal, AR5K_INIT_MODE) != AH_TRUE)
return (NULL);
/* Get MAC, PHY and RADIO revisions */
srev = AR5K_REG_READ(AR5K_AR5212_SREV);
hal->ah_mac_srev = srev;
hal->ah_mac_version = AR5K_REG_MS(srev, AR5K_AR5212_SREV_VER);
hal->ah_mac_revision = AR5K_REG_MS(srev, AR5K_AR5212_SREV_REV);
hal->ah_phy_revision = AR5K_REG_READ(AR5K_AR5212_PHY_CHIP_ID) &
0x00ffffffff;
hal->ah_radio_5ghz_revision =
ar5k_ar5212_radio_revision(hal, HAL_CHIP_5GHZ);
hal->ah_radio_2ghz_revision =
ar5k_ar5212_radio_revision(hal, HAL_CHIP_2GHZ);
/* Single chip radio */
if (hal->ah_radio_2ghz_revision == hal->ah_radio_5ghz_revision)
hal->ah_radio_2ghz_revision = 0;
/* Identify the chipset (this has to be done in an early step) */
hal->ah_version = AR5K_AR5212;
hal->ah_radio = hal->ah_radio_5ghz_revision < AR5K_SREV_RAD_5112 ?
AR5K_AR5111 : AR5K_AR5112;
hal->ah_phy = AR5K_AR5212_PHY(0);
bcopy(etherbroadcastaddr, mac, IEEE80211_ADDR_LEN);
ar5k_ar5212_set_associd(hal, mac, 0, 0);
ar5k_ar5212_get_lladdr(hal, mac);
ar5k_ar5212_set_opmode(hal);
return (hal);
}
HAL_BOOL
ar5k_ar5212_nic_reset(struct ath_hal *hal, u_int32_t val)
{
HAL_BOOL ret = AH_FALSE;
u_int32_t mask = val ? val : ~0;
/* Read-and-clear */
AR5K_REG_READ(AR5K_AR5212_RXDP);
/*
* Reset the device and wait until success
*/
AR5K_REG_WRITE(AR5K_AR5212_RC, val);
/* Wait at least 128 PCI clocks */
AR5K_DELAY(15);
val &=
AR5K_AR5212_RC_PCU | AR5K_AR5212_RC_BB;
mask &=
AR5K_AR5212_RC_PCU | AR5K_AR5212_RC_BB;
ret = ar5k_register_timeout(hal, AR5K_AR5212_RC, mask, val, AH_FALSE);
/*
* Reset configuration register
*/
if ((val & AR5K_AR5212_RC_PCU) == 0)
AR5K_REG_WRITE(AR5K_AR5212_CFG, AR5K_AR5212_INIT_CFG);
return (ret);
}
HAL_BOOL
ar5k_ar5212_nic_wakeup(struct ath_hal *hal, u_int16_t flags)
{
u_int32_t turbo, mode, clock;
turbo = 0;
mode = 0;
clock = 0;
/*
* Get channel mode flags
*/
if (hal->ah_radio >= AR5K_AR5112) {
mode = AR5K_AR5212_PHY_MODE_RAD_AR5112;
clock = AR5K_AR5212_PHY_PLL_AR5112;
} else {
mode = AR5K_AR5212_PHY_MODE_RAD_AR5111;
clock = AR5K_AR5212_PHY_PLL_AR5111;
}
if (flags & IEEE80211_CHAN_2GHZ) {
mode |= AR5K_AR5212_PHY_MODE_FREQ_2GHZ;
clock |= AR5K_AR5212_PHY_PLL_44MHZ;
} else if (flags & IEEE80211_CHAN_5GHZ) {
mode |= AR5K_AR5212_PHY_MODE_FREQ_5GHZ;
clock |= AR5K_AR5212_PHY_PLL_40MHZ;
} else {
AR5K_PRINT("invalid radio frequency mode\n");
return (AH_FALSE);
}
if (flags & IEEE80211_CHAN_CCK) {
mode |= AR5K_AR5212_PHY_MODE_MOD_CCK;
} else if (flags & IEEE80211_CHAN_OFDM) {
mode |= AR5K_AR5212_PHY_MODE_MOD_OFDM;
} else if (flags & IEEE80211_CHAN_DYN) {
mode |= AR5K_AR5212_PHY_MODE_MOD_DYN;
} else {
AR5K_PRINT("invalid radio frequency mode\n");
return (AH_FALSE);
}
if (flags & IEEE80211_CHAN_TURBO) {
turbo = AR5K_AR5212_PHY_TURBO_MODE |
AR5K_AR5212_PHY_TURBO_SHORT;
}
/*
* Reset and wakeup the device
*/
/* ...reset chipset and PCI device */
if (hal->ah_single_chip == AH_FALSE &&
ar5k_ar5212_nic_reset(hal,
AR5K_AR5212_RC_CHIP | AR5K_AR5212_RC_PCI) == AH_FALSE) {
AR5K_PRINT("failed to reset the AR5212 + PCI chipset\n");
return (AH_FALSE);
}
/* ...wakeup */
if (ar5k_ar5212_set_power(hal,
HAL_PM_AWAKE, AH_TRUE, 0) == AH_FALSE) {
AR5K_PRINT("failed to resume the AR5212 (again)\n");
return (AH_FALSE);
}
/* ...final warm reset */
if (ar5k_ar5212_nic_reset(hal, 0) == AH_FALSE) {
AR5K_PRINT("failed to warm reset the AR5212\n");
return (AH_FALSE);
}
/* ...set the PHY operating mode */
AR5K_REG_WRITE(AR5K_AR5212_PHY_PLL, clock);
AR5K_DELAY(300);
AR5K_REG_WRITE(AR5K_AR5212_PHY_MODE, mode);
AR5K_REG_WRITE(AR5K_AR5212_PHY_TURBO, turbo);
return (AH_TRUE);
}
u_int16_t
ar5k_ar5212_radio_revision(struct ath_hal *hal, HAL_CHIP chip)
{
int i;
u_int32_t srev;
u_int16_t ret;
/*
* Set the radio chip access register
*/
switch (chip) {
case HAL_CHIP_2GHZ:
AR5K_REG_WRITE(AR5K_AR5212_PHY(0), AR5K_AR5212_PHY_SHIFT_2GHZ);
break;
case HAL_CHIP_5GHZ:
AR5K_REG_WRITE(AR5K_AR5212_PHY(0), AR5K_AR5212_PHY_SHIFT_5GHZ);
break;
default:
return (0);
}
AR5K_DELAY(2000);
/* ...wait until PHY is ready and read the selected radio revision */
AR5K_REG_WRITE(AR5K_AR5212_PHY(0x34), 0x00001c16);
for (i = 0; i < 8; i++)
AR5K_REG_WRITE(AR5K_AR5212_PHY(0x20), 0x00010000);
srev = (AR5K_REG_READ(AR5K_AR5212_PHY(0x100)) >> 24) & 0xff;
ret = ar5k_bitswap(((srev & 0xf0) >> 4) | ((srev & 0x0f) << 4), 8);
/* Reset to the 5GHz mode */
AR5K_REG_WRITE(AR5K_AR5212_PHY(0), AR5K_AR5212_PHY_SHIFT_5GHZ);
return (ret);
}
const HAL_RATE_TABLE *
ar5k_ar5212_get_rate_table(struct ath_hal *hal, u_int mode)
{
switch (mode) {
case HAL_MODE_11A:
return (&hal->ah_rt_11a);
case HAL_MODE_TURBO:
return (&hal->ah_rt_turbo);
case HAL_MODE_11B:
return (&hal->ah_rt_11b);
case HAL_MODE_11G:
case HAL_MODE_PUREG:
return (&hal->ah_rt_11g);
case HAL_MODE_XR:
return (&hal->ah_rt_xr);
default:
return (NULL);
}
return (NULL);
}
void
ar5k_ar5212_detach(struct ath_hal *hal)
{
if (hal->ah_rf_banks != NULL)
free(hal->ah_rf_banks, M_DEVBUF);
/*
* Free HAL structure, assume interrupts are down
*/
free(hal, M_DEVBUF);
}
HAL_BOOL
ar5k_ar5212_phy_disable(struct ath_hal *hal)
{
AR5K_REG_WRITE(AR5K_AR5212_PHY_ACTIVE, AR5K_AR5212_PHY_DISABLE);
return (AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_reset(struct ath_hal *hal, HAL_OPMODE op_mode, HAL_CHANNEL *channel,
HAL_BOOL change_channel, HAL_STATUS *status)
{
struct ar5k_eeprom_info *ee = &hal->ah_capabilities.cap_eeprom;
u_int8_t mac[IEEE80211_ADDR_LEN];
u_int32_t data, s_seq, s_ant, s_led[3];
u_int i, phy, mode, freq, off, ee_mode, ant[2];
const HAL_RATE_TABLE *rt;
/*
* Save some registers before a reset
*/
if (change_channel == AH_TRUE) {
s_seq = AR5K_REG_READ(AR5K_AR5212_DCU_SEQNUM(0));
s_ant = AR5K_REG_READ(AR5K_AR5212_DEFAULT_ANTENNA);
} else {
s_seq = 0;
s_ant = 1;
}
s_led[0] = AR5K_REG_READ(AR5K_AR5212_PCICFG) &
AR5K_AR5212_PCICFG_LEDSTATE;
s_led[1] = AR5K_REG_READ(AR5K_AR5212_GPIOCR);
s_led[2] = AR5K_REG_READ(AR5K_AR5212_GPIODO);
if (change_channel == AH_TRUE && hal->ah_rf_banks != NULL)
ar5k_ar5212_get_rf_gain(hal);
if (ar5k_ar5212_nic_wakeup(hal, channel->c_channel_flags) == AH_FALSE)
return (AH_FALSE);
/*
* Initialize operating mode
*/
hal->ah_op_mode = op_mode;
if (hal->ah_radio == AR5K_AR5111) {
phy = AR5K_INI_PHY_5111;
} else if (hal->ah_radio == AR5K_AR5112) {
phy = AR5K_INI_PHY_5112;
} else {
AR5K_PRINTF("invalid phy radio: %u\n", hal->ah_radio);
return (AH_FALSE);
}
switch (channel->c_channel_flags & CHANNEL_MODES) {
case CHANNEL_A:
mode = AR5K_INI_VAL_11A;
freq = AR5K_INI_RFGAIN_5GHZ;
ee_mode = AR5K_EEPROM_MODE_11A;
break;
case CHANNEL_B:
mode = AR5K_INI_VAL_11B;
freq = AR5K_INI_RFGAIN_2GHZ;
ee_mode = AR5K_EEPROM_MODE_11B;
break;
case CHANNEL_G:
case CHANNEL_PUREG:
mode = AR5K_INI_VAL_11G;
freq = AR5K_INI_RFGAIN_2GHZ;
ee_mode = AR5K_EEPROM_MODE_11G;
break;
case CHANNEL_T:
mode = AR5K_INI_VAL_11A_TURBO;
freq = AR5K_INI_RFGAIN_5GHZ;
ee_mode = AR5K_EEPROM_MODE_11A;
break;
case CHANNEL_TG:
mode = AR5K_INI_VAL_11G_TURBO;
freq = AR5K_INI_RFGAIN_2GHZ;
ee_mode = AR5K_EEPROM_MODE_11G;
break;
case CHANNEL_XR:
mode = AR5K_INI_VAL_XR;
freq = AR5K_INI_RFGAIN_5GHZ;
ee_mode = AR5K_EEPROM_MODE_11A;
break;
default:
AR5K_PRINTF("invalid channel: %d\n", channel->c_channel);
return (AH_FALSE);
}
/* PHY access enable */
AR5K_REG_WRITE(AR5K_AR5212_PHY(0), AR5K_AR5212_PHY_SHIFT_5GHZ);
/*
* Write initial mode settings
*/
for (i = 0; i < AR5K_ELEMENTS(ar5212_mode); i++) {
if (ar5212_mode[i].mode_flags == AR5K_INI_FLAG_511X)
off = AR5K_INI_PHY_511X;
else if (ar5212_mode[i].mode_flags & AR5K_INI_FLAG_5111 &&
hal->ah_radio == AR5K_AR5111)
off = AR5K_INI_PHY_5111;
else if (ar5212_mode[i].mode_flags & AR5K_INI_FLAG_5112 &&
hal->ah_radio == AR5K_AR5112)
off = AR5K_INI_PHY_5112;
else
continue;
AR5K_REG_WAIT(i);
AR5K_REG_WRITE((u_int32_t)ar5212_mode[i].mode_register,
ar5212_mode[i].mode_value[off][mode]);
}
/*
* Write initial register settings
*/
for (i = 0; i < AR5K_ELEMENTS(ar5212_ini); i++) {
if (change_channel == AH_TRUE &&
ar5212_ini[i].ini_register >= AR5K_AR5212_PCU_MIN &&
ar5212_ini[i].ini_register <= AR5K_AR5212_PCU_MAX)
continue;
if ((hal->ah_radio == AR5K_AR5111 &&
ar5212_ini[i].ini_flags & AR5K_INI_FLAG_5111) ||
(hal->ah_radio == AR5K_AR5112 &&
ar5212_ini[i].ini_flags & AR5K_INI_FLAG_5112)) {
AR5K_REG_WAIT(i);
AR5K_REG_WRITE((u_int32_t)ar5212_ini[i].ini_register,
ar5212_ini[i].ini_value);
}
}
/*
* Write initial RF gain settings
*/
if (ar5k_rfgain(hal, phy, freq) == AH_FALSE)
return (AH_FALSE);
AR5K_DELAY(1000);
/*
* Set rate duration table
*/
rt = ar5k_ar5212_get_rate_table(hal,
channel->c_channel_flags & IEEE80211_CHAN_TURBO ?
HAL_MODE_TURBO : HAL_MODE_XR);
for (i = 0; i < rt->rt_rate_count; i++) {
AR5K_REG_WRITE(AR5K_AR5212_RATE_DUR(rt->rt_info[i].r_rate_code),
ath_hal_computetxtime(hal, rt, 14,
rt->rt_info[i].r_control_rate, AH_FALSE));
}
if ((channel->c_channel_flags & IEEE80211_CHAN_TURBO) == 0) {
rt = ar5k_ar5212_get_rate_table(hal, HAL_MODE_11B);
for (i = 0; i < rt->rt_rate_count; i++) {
data = AR5K_AR5212_RATE_DUR(rt->rt_info[i].r_rate_code);
AR5K_REG_WRITE(data,
ath_hal_computetxtime(hal, rt, 14,
rt->rt_info[i].r_control_rate, AH_FALSE));
if (rt->rt_info[i].r_short_preamble) {
AR5K_REG_WRITE(data +
(rt->rt_info[i].r_short_preamble << 2),
ath_hal_computetxtime(hal, rt, 14,
rt->rt_info[i].r_control_rate, AH_FALSE));
}
}
}
/* Fix for first revision of the AR5112 RF chipset */
if (hal->ah_radio >= AR5K_AR5112 &&
hal->ah_radio_5ghz_revision < AR5K_SREV_RAD_5112A) {
AR5K_REG_WRITE(AR5K_AR5212_PHY_CCKTXCTL,
AR5K_AR5212_PHY_CCKTXCTL_WORLD);
if (channel->c_channel_flags & IEEE80211_CHAN_OFDM)
data = 0xffb81020;
else
data = 0xffb80d20;
AR5K_REG_WRITE(AR5K_AR5212_PHY_FC, data);
}
/*
* Set TX power (XXX use txpower from net80211)
*/
if (ar5k_ar5212_txpower(hal, channel,
AR5K_TUNE_DEFAULT_TXPOWER) == AH_FALSE)
return (AH_FALSE);
/*
* Write RF registers
*/
if (ar5k_rfregs(hal, channel, mode) == AH_FALSE)
return (AH_FALSE);
/*
* Configure additional registers
*/
/* OFDM timings */
if (channel->c_channel_flags & IEEE80211_CHAN_OFDM) {
u_int32_t coef_scaled, coef_exp, coef_man, ds_coef_exp,
ds_coef_man, clock;
clock = channel->c_channel_flags & IEEE80211_CHAN_T ? 80 : 40;
coef_scaled = ((5 * (clock << 24)) / 2) / channel->c_channel;
for (coef_exp = 31; coef_exp > 0; coef_exp--)
if ((coef_scaled >> coef_exp) & 0x1)
break;
if (!coef_exp)
return (AH_FALSE);
coef_exp = 14 - (coef_exp - 24);
coef_man = coef_scaled + (1 << (24 - coef_exp - 1));
ds_coef_man = coef_man >> (24 - coef_exp);
ds_coef_exp = coef_exp - 16;
AR5K_REG_WRITE_BITS(AR5K_AR5212_PHY_TIMING_3,
AR5K_AR5212_PHY_TIMING_3_DSC_MAN, ds_coef_man);
AR5K_REG_WRITE_BITS(AR5K_AR5212_PHY_TIMING_3,
AR5K_AR5212_PHY_TIMING_3_DSC_EXP, ds_coef_exp);
}
if (hal->ah_radio == AR5K_AR5111) {
if (channel->c_channel_flags & IEEE80211_CHAN_B)
AR5K_REG_ENABLE_BITS(AR5K_AR5212_TXCFG,
AR5K_AR5212_TXCFG_B_MODE);
else
AR5K_REG_DISABLE_BITS(AR5K_AR5212_TXCFG,
AR5K_AR5212_TXCFG_B_MODE);
}
/* Set antenna mode */
AR5K_REG_MASKED_BITS(AR5K_AR5212_PHY(0x44),
hal->ah_antenna[ee_mode][0], 0xfffffc06);
if (freq == AR5K_INI_RFGAIN_2GHZ)
ant[0] = ant[1] = HAL_ANT_FIXED_B;
else
ant[0] = ant[1] = HAL_ANT_FIXED_A;
AR5K_REG_WRITE(AR5K_AR5212_PHY_ANT_SWITCH_TABLE_0,
hal->ah_antenna[ee_mode][ant[0]]);
AR5K_REG_WRITE(AR5K_AR5212_PHY_ANT_SWITCH_TABLE_1,
hal->ah_antenna[ee_mode][ant[1]]);
/* Commit values from EEPROM */
if (hal->ah_radio == AR5K_AR5111)
AR5K_REG_WRITE_BITS(AR5K_AR5212_PHY_FC,
AR5K_AR5212_PHY_FC_TX_CLIP, ee->ee_tx_clip);
AR5K_REG_WRITE(AR5K_AR5212_PHY(0x5a),
AR5K_AR5212_PHY_NF_SVAL(ee->ee_noise_floor_thr[ee_mode]));
AR5K_REG_MASKED_BITS(AR5K_AR5212_PHY(0x11),
(ee->ee_switch_settling[ee_mode] << 7) & 0x3f80, 0xffffc07f);
AR5K_REG_MASKED_BITS(AR5K_AR5212_PHY(0x12),
(ee->ee_ant_tx_rx[ee_mode] << 12) & 0x3f000, 0xfffc0fff);
AR5K_REG_MASKED_BITS(AR5K_AR5212_PHY(0x14),
(ee->ee_adc_desired_size[ee_mode] & 0x00ff) |
((ee->ee_pga_desired_size[ee_mode] << 8) & 0xff00), 0xffff0000);
AR5K_REG_WRITE(AR5K_AR5212_PHY(0x0d),
(ee->ee_tx_end2xpa_disable[ee_mode] << 24) |
(ee->ee_tx_end2xpa_disable[ee_mode] << 16) |
(ee->ee_tx_frm2xpa_enable[ee_mode] << 8) |
(ee->ee_tx_frm2xpa_enable[ee_mode]));
AR5K_REG_MASKED_BITS(AR5K_AR5212_PHY(0x0a),
ee->ee_tx_end2xlna_enable[ee_mode] << 8, 0xffff00ff);
AR5K_REG_MASKED_BITS(AR5K_AR5212_PHY(0x19),
(ee->ee_thr_62[ee_mode] << 12) & 0x7f000, 0xfff80fff);
AR5K_REG_MASKED_BITS(AR5K_AR5212_PHY(0x49), 4, 0xffffff01);
AR5K_REG_ENABLE_BITS(AR5K_AR5212_PHY_IQ,
AR5K_AR5212_PHY_IQ_CORR_ENABLE |
(ee->ee_i_cal[ee_mode] << AR5K_AR5212_PHY_IQ_CORR_Q_I_COFF_S) |
ee->ee_q_cal[ee_mode]);
if (hal->ah_ee_version >= AR5K_EEPROM_VERSION_4_1) {
AR5K_REG_WRITE_BITS(AR5K_AR5212_PHY_GAIN_2GHZ,
AR5K_AR5212_PHY_GAIN_2GHZ_MARGIN_TXRX,
ee->ee_margin_tx_rx[ee_mode]);
}
/*
* Restore saved values
*/
AR5K_REG_WRITE(AR5K_AR5212_DCU_SEQNUM(0), s_seq);
AR5K_REG_WRITE(AR5K_AR5212_DEFAULT_ANTENNA, s_ant);
AR5K_REG_ENABLE_BITS(AR5K_AR5212_PCICFG, s_led[0]);
AR5K_REG_WRITE(AR5K_AR5212_GPIOCR, s_led[1]);
AR5K_REG_WRITE(AR5K_AR5212_GPIODO, s_led[2]);
/*
* Misc
*/
bcopy(etherbroadcastaddr, mac, IEEE80211_ADDR_LEN);
ar5k_ar5212_set_associd(hal, mac, 0, 0);
ar5k_ar5212_set_opmode(hal);
AR5K_REG_WRITE(AR5K_AR5212_PISR, 0xffffffff);
AR5K_REG_WRITE(AR5K_AR5212_RSSI_THR, AR5K_TUNE_RSSI_THRES);
/*
* Set Rx/Tx DMA Configuration
*/
AR5K_REG_WRITE_BITS(AR5K_AR5212_TXCFG, AR5K_AR5212_TXCFG_SDMAMR,
AR5K_AR5212_DMASIZE_512B | AR5K_AR5212_TXCFG_DMASIZE);
AR5K_REG_WRITE_BITS(AR5K_AR5212_RXCFG, AR5K_AR5212_RXCFG_SDMAMW,
AR5K_AR5212_DMASIZE_512B);
/*
* Set channel and calibrate the PHY
*/
if (ar5k_channel(hal, channel) == AH_FALSE)
return (AH_FALSE);
/*
* Enable the PHY and wait until completion
*/
AR5K_REG_WRITE(AR5K_AR5212_PHY_ACTIVE, AR5K_AR5212_PHY_ENABLE);
data = AR5K_REG_READ(AR5K_AR5212_PHY_RX_DELAY) &
AR5K_AR5212_PHY_RX_DELAY_M;
data = (channel->c_channel_flags & IEEE80211_CHAN_CCK) ?
((data << 2) / 22) : (data / 10);
AR5K_DELAY(100 + data);
/*
* Start calibration
*/
AR5K_REG_ENABLE_BITS(AR5K_AR5212_PHY_AGCCTL,
AR5K_AR5212_PHY_AGCCTL_NF |
AR5K_AR5212_PHY_AGCCTL_CAL);
hal->ah_calibration = AH_FALSE;
if ((channel->c_channel_flags & IEEE80211_CHAN_B) == 0) {
hal->ah_calibration = AH_TRUE;
AR5K_REG_WRITE_BITS(AR5K_AR5212_PHY_IQ,
AR5K_AR5212_PHY_IQ_CAL_NUM_LOG_MAX, 15);
AR5K_REG_ENABLE_BITS(AR5K_AR5212_PHY_IQ,
AR5K_AR5212_PHY_IQ_RUN);
}
/*
* Reset queues and start beacon timers at the end of the reset routine
*/
for (i = 0; i < hal->ah_capabilities.cap_queues.q_tx_num; i++) {
AR5K_REG_WRITE_Q(AR5K_AR5212_DCU_QCUMASK(i), i);
if (ar5k_ar5212_reset_tx_queue(hal, i) == AH_FALSE) {
AR5K_PRINTF("failed to reset TX queue #%d\n", i);
return (AH_FALSE);
}
}
/* Pre-enable interrupts */
ar5k_ar5212_set_intr(hal, HAL_INT_RX | HAL_INT_TX | HAL_INT_FATAL);
/*
* Set RF kill flags if supported by the device (read from the EEPROM)
*/
if (AR5K_EEPROM_HDR_RFKILL(hal->ah_capabilities.cap_eeprom.ee_header)) {
ar5k_ar5212_set_gpio_input(hal, 0);
if ((hal->ah_gpio[0] = ar5k_ar5212_get_gpio(hal, 0)) == 0)
ar5k_ar5212_set_gpio_intr(hal, 0, 1);
else
ar5k_ar5212_set_gpio_intr(hal, 0, 0);
}
/*
* Set the 32MHz reference clock
*/
AR5K_REG_WRITE(AR5K_AR5212_PHY_SCR, AR5K_AR5212_PHY_SCR_32MHZ);
AR5K_REG_WRITE(AR5K_AR5212_PHY_SLMT, AR5K_AR5212_PHY_SLMT_32MHZ);
AR5K_REG_WRITE(AR5K_AR5212_PHY_SCAL, AR5K_AR5212_PHY_SCAL_32MHZ);
AR5K_REG_WRITE(AR5K_AR5212_PHY_SCLOCK, AR5K_AR5212_PHY_SCLOCK_32MHZ);
AR5K_REG_WRITE(AR5K_AR5212_PHY_SDELAY, AR5K_AR5212_PHY_SDELAY_32MHZ);
AR5K_REG_WRITE(AR5K_AR5212_PHY_SPENDING, hal->ah_radio == AR5K_AR5111 ?
AR5K_AR5212_PHY_SPENDING_AR5111 : AR5K_AR5212_PHY_SPENDING_AR5112);
/*
* Disable beacons and reset the register
*/
AR5K_REG_DISABLE_BITS(AR5K_AR5212_BEACON,
AR5K_AR5212_BEACON_ENABLE | AR5K_AR5212_BEACON_RESET_TSF);
return (AH_TRUE);
}
void
ar5k_ar5212_set_def_antenna(struct ath_hal *hal, u_int ant)
{
AR5K_REG_WRITE(AR5K_AR5212_DEFAULT_ANTENNA, ant);
}
u_int
ar5k_ar5212_get_def_antenna(struct ath_hal *hal)
{
return AR5K_REG_READ(AR5K_AR5212_DEFAULT_ANTENNA);
}
void
ar5k_ar5212_set_opmode(struct ath_hal *hal)
{
u_int32_t pcu_reg, low_id, high_id;
pcu_reg = 0;
switch (hal->ah_op_mode) {
case IEEE80211_M_IBSS:
pcu_reg |= AR5K_AR5212_STA_ID1_ADHOC |
AR5K_AR5212_STA_ID1_DESC_ANTENNA;
break;
case IEEE80211_M_HOSTAP:
pcu_reg |= AR5K_AR5212_STA_ID1_AP |
AR5K_AR5212_STA_ID1_RTS_DEFAULT_ANTENNA;
break;
case IEEE80211_M_STA:
case IEEE80211_M_MONITOR:
pcu_reg |= AR5K_AR5212_STA_ID1_DEFAULT_ANTENNA;
break;
default:
return;
}
/*
* Set PCU registers
*/
low_id = AR5K_LOW_ID(hal->ah_sta_id);
high_id = AR5K_HIGH_ID(hal->ah_sta_id);
AR5K_REG_WRITE(AR5K_AR5212_STA_ID0, low_id);
AR5K_REG_WRITE(AR5K_AR5212_STA_ID1, pcu_reg | high_id);
return;
}
HAL_BOOL
ar5k_ar5212_calibrate(struct ath_hal *hal, HAL_CHANNEL *channel)
{
u_int32_t i_pwr, q_pwr;
int32_t iq_corr, i_coff, i_coffd, q_coff, q_coffd;
if (hal->ah_calibration == AH_FALSE ||
AR5K_REG_READ(AR5K_AR5212_PHY_IQ) & AR5K_AR5212_PHY_IQ_RUN)
goto done;
hal->ah_calibration = AH_FALSE;
iq_corr = AR5K_REG_READ(AR5K_AR5212_PHY_IQRES_CAL_CORR);
i_pwr = AR5K_REG_READ(AR5K_AR5212_PHY_IQRES_CAL_PWR_I);
q_pwr = AR5K_REG_READ(AR5K_AR5212_PHY_IQRES_CAL_PWR_Q);
i_coffd = ((i_pwr >> 1) + (q_pwr >> 1)) >> 7;
q_coffd = q_pwr >> 6;
if (i_coffd == 0 || q_coffd == 0)
goto done;
i_coff = ((-iq_corr) / i_coffd) & 0x3f;
q_coff = (((int32_t)i_pwr / q_coffd) - 64) & 0x1f;
/* Commit new IQ value */
AR5K_REG_ENABLE_BITS(AR5K_AR5212_PHY_IQ,
AR5K_AR5212_PHY_IQ_CORR_ENABLE |
((u_int32_t)q_coff) |
((u_int32_t)i_coff << AR5K_AR5212_PHY_IQ_CORR_Q_I_COFF_S));
done:
/* Start noise floor calibration */
AR5K_REG_ENABLE_BITS(AR5K_AR5212_PHY_AGCCTL,
AR5K_AR5212_PHY_AGCCTL_NF);
/* Request RF gain */
if (channel->c_channel_flags & IEEE80211_CHAN_5GHZ) {
AR5K_REG_WRITE(AR5K_AR5212_PHY_PAPD_PROBE,
AR5K_REG_SM(hal->ah_txpower.txp_max,
AR5K_AR5212_PHY_PAPD_PROBE_TXPOWER) |
AR5K_AR5212_PHY_PAPD_PROBE_TX_NEXT);
hal->ah_rf_gain = HAL_RFGAIN_READ_REQUESTED;
}
return (AH_TRUE);
}
/*
* Transmit functions
*/
HAL_BOOL
ar5k_ar5212_update_tx_triglevel(struct ath_hal *hal, HAL_BOOL increase)
{
u_int32_t trigger_level, imr;
HAL_BOOL status = AH_FALSE;
/*
* Disable interrupts by setting the mask
*/
imr = ar5k_ar5212_set_intr(hal, hal->ah_imr & ~HAL_INT_GLOBAL);
trigger_level = AR5K_REG_MS(AR5K_REG_READ(AR5K_AR5212_TXCFG),
AR5K_AR5212_TXCFG_TXFULL);
if (increase == AH_FALSE) {
if (--trigger_level < AR5K_TUNE_MIN_TX_FIFO_THRES)
goto done;
} else
trigger_level +=
((AR5K_TUNE_MAX_TX_FIFO_THRES - trigger_level) / 2);
/*
* Update trigger level on success
*/
AR5K_REG_WRITE_BITS(AR5K_AR5212_TXCFG,
AR5K_AR5212_TXCFG_TXFULL, trigger_level);
status = AH_TRUE;
done:
/*
* Restore interrupt mask
*/
ar5k_ar5212_set_intr(hal, imr);
return (status);
}
int
ar5k_ar5212_setup_tx_queue(struct ath_hal *hal, HAL_TX_QUEUE queue_type,
const HAL_TXQ_INFO *queue_info)
{
u_int queue;
/*
* Get queue by type
*/
if (queue_type == HAL_TX_QUEUE_DATA) {
for (queue = HAL_TX_QUEUE_ID_DATA_MIN;
hal->ah_txq[queue].tqi_type != HAL_TX_QUEUE_INACTIVE;
queue++)
if (queue > HAL_TX_QUEUE_ID_DATA_MAX)
return (-1);
} else if (queue_type == HAL_TX_QUEUE_PSPOLL) {
queue = HAL_TX_QUEUE_ID_PSPOLL;
} else if (queue_type == HAL_TX_QUEUE_BEACON) {
queue = HAL_TX_QUEUE_ID_BEACON;
} else if (queue_type == HAL_TX_QUEUE_CAB) {
queue = HAL_TX_QUEUE_ID_CAB;
} else
return (-1);
/*
* Setup internal queue structure
*/
bzero(&hal->ah_txq[queue], sizeof(HAL_TXQ_INFO));
if (queue_info != NULL) {
if (ar5k_ar5212_setup_tx_queueprops(hal, queue, queue_info)
!= AH_TRUE)
return (-1);
}
hal->ah_txq[queue].tqi_type = queue_type;
AR5K_Q_ENABLE_BITS(hal->ah_txq_interrupts, queue);
return (queue);
}
HAL_BOOL
ar5k_ar5212_setup_tx_queueprops(struct ath_hal *hal, int queue,
const HAL_TXQ_INFO *queue_info)
{
AR5K_ASSERT_ENTRY(queue, hal->ah_capabilities.cap_queues.q_tx_num);
if (hal->ah_txq[queue].tqi_type != HAL_TX_QUEUE_INACTIVE)
return (AH_FALSE);
bcopy(queue_info, &hal->ah_txq[queue], sizeof(HAL_TXQ_INFO));
if (queue_info->tqi_type == HAL_TX_QUEUE_DATA &&
(queue_info->tqi_subtype >= HAL_WME_AC_VI) &&
(queue_info->tqi_subtype <= HAL_WME_UPSD))
hal->ah_txq[queue].tqi_flags |=
AR5K_TXQ_FLAG_POST_FR_BKOFF_DIS;
return (AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_get_tx_queueprops(struct ath_hal *hal, int queue,
HAL_TXQ_INFO *queue_info)
{
AR5K_ASSERT_ENTRY(queue, hal->ah_capabilities.cap_queues.q_tx_num);
bcopy(&hal->ah_txq[queue], queue_info, sizeof(HAL_TXQ_INFO));
return (AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_release_tx_queue(struct ath_hal *hal, u_int queue)
{
AR5K_ASSERT_ENTRY(queue, hal->ah_capabilities.cap_queues.q_tx_num);
/* This queue will be skipped in further operations */
hal->ah_txq[queue].tqi_type = HAL_TX_QUEUE_INACTIVE;
AR5K_Q_DISABLE_BITS(hal->ah_txq_interrupts, queue);
return (AH_FALSE);
}
HAL_BOOL
ar5k_ar5212_reset_tx_queue(struct ath_hal *hal, u_int queue)
{
u_int32_t cw_min, cw_max, retry_lg, retry_sh;
struct ieee80211_channel *channel = (struct ieee80211_channel*)
&hal->ah_current_channel;
HAL_TXQ_INFO *tq;
AR5K_ASSERT_ENTRY(queue, hal->ah_capabilities.cap_queues.q_tx_num);
tq = &hal->ah_txq[queue];
if (tq->tqi_type == HAL_TX_QUEUE_INACTIVE)
return (AH_TRUE);
/*
* Set registers by channel mode
*/
cw_min = hal->ah_cw_min = AR5K_TUNE_CWMIN;
cw_max = hal->ah_cw_max = AR5K_TUNE_CWMAX;
hal->ah_aifs = AR5K_TUNE_AIFS;
if (IEEE80211_IS_CHAN_XR(channel)) {
cw_min = hal->ah_cw_min = AR5K_TUNE_CWMIN_XR;
cw_max = hal->ah_cw_max = AR5K_TUNE_CWMAX_XR;
hal->ah_aifs = AR5K_TUNE_AIFS_XR;
} else if (IEEE80211_IS_CHAN_B(channel)) {
cw_min = hal->ah_cw_min = AR5K_TUNE_CWMIN_11B;
cw_max = hal->ah_cw_max = AR5K_TUNE_CWMAX_11B;
hal->ah_aifs = AR5K_TUNE_AIFS_11B;
}
/*
* Set retry limits
*/
if (hal->ah_software_retry == AH_TRUE) {
/* XXX Need to test this */
retry_lg = hal->ah_limit_tx_retries;
retry_sh = retry_lg =
retry_lg > AR5K_AR5212_DCU_RETRY_LMT_SH_RETRY ?
AR5K_AR5212_DCU_RETRY_LMT_SH_RETRY : retry_lg;
} else {
retry_lg = AR5K_INIT_LG_RETRY;
retry_sh = AR5K_INIT_SH_RETRY;
}
AR5K_REG_WRITE(AR5K_AR5212_DCU_RETRY_LMT(queue),
AR5K_REG_SM(AR5K_INIT_SLG_RETRY,
AR5K_AR5212_DCU_RETRY_LMT_SLG_RETRY) |
AR5K_REG_SM(AR5K_INIT_SSH_RETRY,
AR5K_AR5212_DCU_RETRY_LMT_SSH_RETRY) |
AR5K_REG_SM(retry_lg, AR5K_AR5212_DCU_RETRY_LMT_LG_RETRY) |
AR5K_REG_SM(retry_sh, AR5K_AR5212_DCU_RETRY_LMT_SH_RETRY));
/*
* Set initial content window (cw_min/cw_max)
*/
cw_min = 1;
while (cw_min < hal->ah_cw_min)
cw_min = (cw_min << 1) | 1;
cw_min = tq->tqi_cw_min < 0 ?
(cw_min >> (-tq->tqi_cw_min)) :
((cw_min << tq->tqi_cw_min) + (1 << tq->tqi_cw_min) - 1);
cw_max = tq->tqi_cw_max < 0 ?
(cw_max >> (-tq->tqi_cw_max)) :
((cw_max << tq->tqi_cw_max) + (1 << tq->tqi_cw_max) - 1);
AR5K_REG_WRITE(AR5K_AR5212_DCU_LCL_IFS(queue),
AR5K_REG_SM(cw_min, AR5K_AR5212_DCU_LCL_IFS_CW_MIN) |
AR5K_REG_SM(cw_max, AR5K_AR5212_DCU_LCL_IFS_CW_MAX) |
AR5K_REG_SM(hal->ah_aifs + tq->tqi_aifs,
AR5K_AR5212_DCU_LCL_IFS_AIFS));
/*
* Set misc registers
*/
AR5K_REG_WRITE(AR5K_AR5212_QCU_MISC(queue),
AR5K_AR5212_QCU_MISC_DCU_EARLY);
if (tq->tqi_cbr_period) {
AR5K_REG_WRITE(AR5K_AR5212_QCU_CBRCFG(queue),
AR5K_REG_SM(tq->tqi_cbr_period,
AR5K_AR5212_QCU_CBRCFG_INTVAL) |
AR5K_REG_SM(tq->tqi_cbr_overflow_limit,
AR5K_AR5212_QCU_CBRCFG_ORN_THRES));
AR5K_REG_ENABLE_BITS(AR5K_AR5212_QCU_MISC(queue),
AR5K_AR5212_QCU_MISC_FRSHED_CBR);
if (tq->tqi_cbr_overflow_limit)
AR5K_REG_ENABLE_BITS(AR5K_AR5212_QCU_MISC(queue),
AR5K_AR5212_QCU_MISC_CBR_THRES_ENABLE);
}
if (tq->tqi_ready_time) {
AR5K_REG_WRITE(AR5K_AR5212_QCU_RDYTIMECFG(queue),
AR5K_REG_SM(tq->tqi_ready_time,
AR5K_AR5212_QCU_RDYTIMECFG_INTVAL) |
AR5K_AR5212_QCU_RDYTIMECFG_ENABLE);
}
if (tq->tqi_burst_time) {
AR5K_REG_WRITE(AR5K_AR5212_DCU_CHAN_TIME(queue),
AR5K_REG_SM(tq->tqi_burst_time,
AR5K_AR5212_DCU_CHAN_TIME_DUR) |
AR5K_AR5212_DCU_CHAN_TIME_ENABLE);
if (tq->tqi_flags & AR5K_TXQ_FLAG_RDYTIME_EXP_POLICY_ENABLE) {
AR5K_REG_ENABLE_BITS(AR5K_AR5212_QCU_MISC(queue),
AR5K_AR5212_QCU_MISC_TXE);
}
}
if (tq->tqi_flags & AR5K_TXQ_FLAG_BACKOFF_DISABLE) {
AR5K_REG_WRITE(AR5K_AR5212_DCU_MISC(queue),
AR5K_AR5212_DCU_MISC_POST_FR_BKOFF_DIS);
}
if (tq->tqi_flags & AR5K_TXQ_FLAG_FRAG_BURST_BACKOFF_ENABLE) {
AR5K_REG_WRITE(AR5K_AR5212_DCU_MISC(queue),
AR5K_AR5212_DCU_MISC_BACKOFF_FRAG);
}
/*
* Set registers by queue type
*/
switch (tq->tqi_type) {
case HAL_TX_QUEUE_BEACON:
AR5K_REG_ENABLE_BITS(AR5K_AR5212_QCU_MISC(queue),
AR5K_AR5212_QCU_MISC_FRSHED_DBA_GT |
AR5K_AR5212_QCU_MISC_CBREXP_BCN |
AR5K_AR5212_QCU_MISC_BCN_ENABLE);
AR5K_REG_ENABLE_BITS(AR5K_AR5212_DCU_MISC(queue),
(AR5K_AR5212_DCU_MISC_ARBLOCK_CTL_GLOBAL <<
AR5K_AR5212_DCU_MISC_ARBLOCK_CTL_GLOBAL) |
AR5K_AR5212_DCU_MISC_POST_FR_BKOFF_DIS |
AR5K_AR5212_DCU_MISC_BCN_ENABLE);
AR5K_REG_WRITE(AR5K_AR5212_QCU_RDYTIMECFG(queue),
((AR5K_TUNE_BEACON_INTERVAL -
(AR5K_TUNE_SW_BEACON_RESP - AR5K_TUNE_DMA_BEACON_RESP) -
AR5K_TUNE_ADDITIONAL_SWBA_BACKOFF) * 1024) |
AR5K_AR5212_QCU_RDYTIMECFG_ENABLE);
break;
case HAL_TX_QUEUE_CAB:
AR5K_REG_ENABLE_BITS(AR5K_AR5212_QCU_MISC(queue),
AR5K_AR5212_QCU_MISC_FRSHED_DBA_GT |
AR5K_AR5212_QCU_MISC_CBREXP |
AR5K_AR5212_QCU_MISC_CBREXP_BCN);
AR5K_REG_ENABLE_BITS(AR5K_AR5212_DCU_MISC(queue),
(AR5K_AR5212_DCU_MISC_ARBLOCK_CTL_GLOBAL <<
AR5K_AR5212_DCU_MISC_ARBLOCK_CTL_GLOBAL));
break;
case HAL_TX_QUEUE_PSPOLL:
AR5K_REG_ENABLE_BITS(AR5K_AR5212_QCU_MISC(queue),
AR5K_AR5212_QCU_MISC_CBREXP);
break;
case HAL_TX_QUEUE_DATA:
default:
break;
}
/*
* Enable tx queue in the secondary interrupt mask registers
*/
AR5K_REG_WRITE(AR5K_AR5212_SIMR0,
AR5K_REG_SM(hal->ah_txq_interrupts, AR5K_AR5212_SIMR0_QCU_TXOK) |
AR5K_REG_SM(hal->ah_txq_interrupts, AR5K_AR5212_SIMR0_QCU_TXDESC));
AR5K_REG_WRITE(AR5K_AR5212_SIMR1,
AR5K_REG_SM(hal->ah_txq_interrupts, AR5K_AR5212_SIMR1_QCU_TXERR));
AR5K_REG_WRITE(AR5K_AR5212_SIMR2,
AR5K_REG_SM(hal->ah_txq_interrupts, AR5K_AR5212_SIMR2_QCU_TXURN));
return (AH_TRUE);
}
u_int32_t
ar5k_ar5212_get_tx_buf(struct ath_hal *hal, u_int queue)
{
AR5K_ASSERT_ENTRY(queue, hal->ah_capabilities.cap_queues.q_tx_num);
/*
* Get the transmit queue descriptor pointer from the selected queue
*/
return (AR5K_REG_READ(AR5K_AR5212_QCU_TXDP(queue)));
}
HAL_BOOL
ar5k_ar5212_put_tx_buf(struct ath_hal *hal, u_int queue, u_int32_t phys_addr)
{
AR5K_ASSERT_ENTRY(queue, hal->ah_capabilities.cap_queues.q_tx_num);
/*
* Set the transmit queue descriptor pointer for the selected queue
* (this won't work if the queue is still active)
*/
if (AR5K_REG_READ_Q(AR5K_AR5212_QCU_TXE, queue))
return (AH_FALSE);
AR5K_REG_WRITE(AR5K_AR5212_QCU_TXDP(queue), phys_addr);
return (AH_TRUE);
}
u_int32_t
ar5k_ar5212_num_tx_pending(struct ath_hal *hal, u_int queue)
{
AR5K_ASSERT_ENTRY(queue, hal->ah_capabilities.cap_queues.q_tx_num);
return (AR5K_AR5212_QCU_STS(queue) & AR5K_AR5212_QCU_STS_FRMPENDCNT);
}
HAL_BOOL
ar5k_ar5212_tx_start(struct ath_hal *hal, u_int queue)
{
AR5K_ASSERT_ENTRY(queue, hal->ah_capabilities.cap_queues.q_tx_num);
/* Return if queue is disabled */
if (AR5K_REG_READ_Q(AR5K_AR5212_QCU_TXD, queue))
return (AH_FALSE);
/* Start queue */
AR5K_REG_WRITE_Q(AR5K_AR5212_QCU_TXE, queue);
return (AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_stop_tx_dma(struct ath_hal *hal, u_int queue)
{
int i = 100, pending;
AR5K_ASSERT_ENTRY(queue, hal->ah_capabilities.cap_queues.q_tx_num);
/*
* Schedule TX disable and wait until queue is empty
*/
AR5K_REG_WRITE_Q(AR5K_AR5212_QCU_TXD, queue);
do {
pending = AR5K_REG_READ(AR5K_AR5212_QCU_STS(queue)) &
AR5K_AR5212_QCU_STS_FRMPENDCNT;
delay(100);
} while (--i && pending);
/* Clear register */
AR5K_REG_WRITE(AR5K_AR5212_QCU_TXD, 0);
return (AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_setup_tx_desc(struct ath_hal *hal, struct ath_desc *desc,
u_int packet_length, u_int header_length, HAL_PKT_TYPE type, u_int tx_power,
u_int tx_rate0, u_int tx_tries0, u_int key_index, u_int antenna_mode,
u_int flags, u_int rtscts_rate, u_int rtscts_duration)
{
struct ar5k_ar5212_tx_desc *tx_desc;
tx_desc = (struct ar5k_ar5212_tx_desc*)&desc->ds_ctl0;
/*
* Validate input
*/
if (tx_tries0 == 0)
return (AH_FALSE);
if ((tx_desc->tx_control_0 = (packet_length &
AR5K_AR5212_DESC_TX_CTL0_FRAME_LEN)) != packet_length)
return (AH_FALSE);
tx_desc->tx_control_0 |=
AR5K_REG_SM(tx_power, AR5K_AR5212_DESC_TX_CTL0_XMIT_POWER) |
AR5K_REG_SM(antenna_mode, AR5K_AR5212_DESC_TX_CTL0_ANT_MODE_XMIT);
tx_desc->tx_control_1 =
AR5K_REG_SM(type, AR5K_AR5212_DESC_TX_CTL1_FRAME_TYPE);
tx_desc->tx_control_2 =
AR5K_REG_SM(tx_tries0 + AR5K_TUNE_HWTXTRIES,
AR5K_AR5212_DESC_TX_CTL2_XMIT_TRIES0);
tx_desc->tx_control_3 =
tx_rate0 & AR5K_AR5212_DESC_TX_CTL3_XMIT_RATE0;
#define _TX_FLAGS(_c, _flag) \
if (flags & HAL_TXDESC_##_flag) \
tx_desc->tx_control_##_c |= \
AR5K_AR5212_DESC_TX_CTL##_c##_##_flag
_TX_FLAGS(0, CLRDMASK);
_TX_FLAGS(0, VEOL);
_TX_FLAGS(0, INTREQ);
_TX_FLAGS(0, RTSENA);
_TX_FLAGS(0, CTSENA);
_TX_FLAGS(1, NOACK);
#undef _TX_FLAGS
/*
* WEP crap
*/
if (key_index != HAL_TXKEYIX_INVALID) {
tx_desc->tx_control_0 |=
AR5K_AR5212_DESC_TX_CTL0_ENCRYPT_KEY_VALID;
tx_desc->tx_control_1 |=
AR5K_REG_SM(key_index,
AR5K_AR5212_DESC_TX_CTL1_ENCRYPT_KEY_INDEX);
}
/*
* RTS/CTS
*/
if (flags & (HAL_TXDESC_RTSENA | HAL_TXDESC_CTSENA)) {
if ((flags & HAL_TXDESC_RTSENA) &&
(flags & HAL_TXDESC_CTSENA))
return (AH_FALSE);
tx_desc->tx_control_2 |=
rtscts_duration & AR5K_AR5212_DESC_TX_CTL2_RTS_DURATION;
tx_desc->tx_control_3 |=
AR5K_REG_SM(rtscts_rate,
AR5K_AR5212_DESC_TX_CTL3_RTS_CTS_RATE);
}
return (AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_fill_tx_desc(struct ath_hal *hal, struct ath_desc *desc,
u_int segment_length, HAL_BOOL first_segment, HAL_BOOL last_segment)
{
struct ar5k_ar5212_tx_desc *tx_desc;
struct ar5k_ar5212_tx_status *tx_status;
tx_desc = (struct ar5k_ar5212_tx_desc*)&desc->ds_ctl0;
tx_status = (struct ar5k_ar5212_tx_status*)&desc->ds_hw[2];
/* Clear status descriptor */
bzero(tx_status, sizeof(struct ar5k_ar5212_tx_status));
/* Validate segment length and initialize the descriptor */
if ((tx_desc->tx_control_1 = (segment_length &
AR5K_AR5212_DESC_TX_CTL1_BUF_LEN)) != segment_length)
return (AH_FALSE);
if (first_segment != AH_TRUE)
tx_desc->tx_control_0 &= ~AR5K_AR5212_DESC_TX_CTL0_FRAME_LEN;
if (last_segment != AH_TRUE)
tx_desc->tx_control_1 |= AR5K_AR5212_DESC_TX_CTL1_MORE;
return (AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_setup_xtx_desc(struct ath_hal *hal, struct ath_desc *desc,
u_int tx_rate1, u_int tx_tries1, u_int tx_rate2, u_int tx_tries2,
u_int tx_rate3, u_int tx_tries3)
{
struct ar5k_ar5212_tx_desc *tx_desc;
tx_desc = (struct ar5k_ar5212_tx_desc*)&desc->ds_ctl0;
#define _XTX_TRIES(_n) \
if (tx_tries##_n) { \
tx_desc->tx_control_2 |= \
AR5K_REG_SM(tx_tries##_n, \
AR5K_AR5212_DESC_TX_CTL2_XMIT_TRIES##_n); \
tx_desc->tx_control_3 |= \
AR5K_REG_SM(tx_rate##_n, \
AR5K_AR5212_DESC_TX_CTL3_XMIT_RATE##_n); \
}
_XTX_TRIES(1);
_XTX_TRIES(2);
_XTX_TRIES(3);
#undef _XTX_TRIES
return (AH_TRUE);
}
HAL_STATUS
ar5k_ar5212_proc_tx_desc(struct ath_hal *hal, struct ath_desc *desc)
{
struct ar5k_ar5212_tx_status *tx_status;
struct ar5k_ar5212_tx_desc *tx_desc;
tx_desc = (struct ar5k_ar5212_tx_desc*)&desc->ds_ctl0;
tx_status = (struct ar5k_ar5212_tx_status*)&desc->ds_hw[2];
/* No frame has been send or error */
if ((tx_status->tx_status_1 & AR5K_AR5212_DESC_TX_STATUS1_DONE) == 0)
return (HAL_EINPROGRESS);
/*
* Get descriptor status
*/
desc->ds_us.tx.ts_tstamp =
AR5K_REG_MS(tx_status->tx_status_0,
AR5K_AR5212_DESC_TX_STATUS0_SEND_TIMESTAMP);
desc->ds_us.tx.ts_shortretry =
AR5K_REG_MS(tx_status->tx_status_0,
AR5K_AR5212_DESC_TX_STATUS0_RTS_FAIL_COUNT);
desc->ds_us.tx.ts_longretry =
AR5K_REG_MS(tx_status->tx_status_0,
AR5K_AR5212_DESC_TX_STATUS0_DATA_FAIL_COUNT);
desc->ds_us.tx.ts_seqnum =
AR5K_REG_MS(tx_status->tx_status_1,
AR5K_AR5212_DESC_TX_STATUS1_SEQ_NUM);
desc->ds_us.tx.ts_rssi =
AR5K_REG_MS(tx_status->tx_status_1,
AR5K_AR5212_DESC_TX_STATUS1_ACK_SIG_STRENGTH);
desc->ds_us.tx.ts_antenna = (tx_status->tx_status_1 &
AR5K_AR5212_DESC_TX_STATUS1_XMIT_ANTENNA) ? 2 : 1;
desc->ds_us.tx.ts_status = 0;
switch (AR5K_REG_MS(tx_status->tx_status_1,
AR5K_AR5212_DESC_TX_STATUS1_FINAL_TS_INDEX)) {
case 0:
desc->ds_us.tx.ts_rate = tx_desc->tx_control_3 &
AR5K_AR5212_DESC_TX_CTL3_XMIT_RATE0;
break;
case 1:
desc->ds_us.tx.ts_rate =
AR5K_REG_MS(tx_desc->tx_control_3,
AR5K_AR5212_DESC_TX_CTL3_XMIT_RATE1);
desc->ds_us.tx.ts_longretry +=
AR5K_REG_MS(tx_desc->tx_control_2,
AR5K_AR5212_DESC_TX_CTL2_XMIT_TRIES1);
break;
case 2:
desc->ds_us.tx.ts_rate =
AR5K_REG_MS(tx_desc->tx_control_3,
AR5K_AR5212_DESC_TX_CTL3_XMIT_RATE2);
desc->ds_us.tx.ts_longretry +=
AR5K_REG_MS(tx_desc->tx_control_2,
AR5K_AR5212_DESC_TX_CTL2_XMIT_TRIES2);
break;
case 3:
desc->ds_us.tx.ts_rate =
AR5K_REG_MS(tx_desc->tx_control_3,
AR5K_AR5212_DESC_TX_CTL3_XMIT_RATE3);
desc->ds_us.tx.ts_longretry +=
AR5K_REG_MS(tx_desc->tx_control_2,
AR5K_AR5212_DESC_TX_CTL2_XMIT_TRIES3);
break;
}
if ((tx_status->tx_status_0 &
AR5K_AR5212_DESC_TX_STATUS0_FRAME_XMIT_OK) == 0) {
if (tx_status->tx_status_0 &
AR5K_AR5212_DESC_TX_STATUS0_EXCESSIVE_RETRIES)
desc->ds_us.tx.ts_status |= HAL_TXERR_XRETRY;
if (tx_status->tx_status_0 &
AR5K_AR5212_DESC_TX_STATUS0_FIFO_UNDERRUN)
desc->ds_us.tx.ts_status |= HAL_TXERR_FIFO;
if (tx_status->tx_status_0 &
AR5K_AR5212_DESC_TX_STATUS0_FILTERED)
desc->ds_us.tx.ts_status |= HAL_TXERR_FILT;
}
return (HAL_OK);
}
HAL_BOOL
ar5k_ar5212_has_veol(struct ath_hal *hal)
{
return (AH_TRUE);
}
/*
* Receive functions
*/
u_int32_t
ar5k_ar5212_get_rx_buf(struct ath_hal *hal)
{
return (AR5K_REG_READ(AR5K_AR5212_RXDP));
}
void
ar5k_ar5212_put_rx_buf(struct ath_hal *hal, u_int32_t phys_addr)
{
AR5K_REG_WRITE(AR5K_AR5212_RXDP, phys_addr);
}
void
ar5k_ar5212_start_rx(struct ath_hal *hal)
{
AR5K_REG_WRITE(AR5K_AR5212_CR, AR5K_AR5212_CR_RXE);
}
HAL_BOOL
ar5k_ar5212_stop_rx_dma(struct ath_hal *hal)
{
int i;
AR5K_REG_WRITE(AR5K_AR5212_CR, AR5K_AR5212_CR_RXD);
/*
* It may take some time to disable the DMA receive unit
*/
for (i = 2000;
i > 0 && (AR5K_REG_READ(AR5K_AR5212_CR) & AR5K_AR5212_CR_RXE) != 0;
i--)
AR5K_DELAY(10);
return (i > 0 ? AH_TRUE : AH_FALSE);
}
void
ar5k_ar5212_start_rx_pcu(struct ath_hal *hal)
{
AR5K_REG_DISABLE_BITS(AR5K_AR5212_DIAG_SW, AR5K_AR5212_DIAG_SW_DIS_RX);
}
void
ar5k_ar5212_stop_pcu_recv(struct ath_hal *hal)
{
AR5K_REG_ENABLE_BITS(AR5K_AR5212_DIAG_SW, AR5K_AR5212_DIAG_SW_DIS_RX);
}
void
ar5k_ar5212_set_mcast_filter(struct ath_hal *hal, u_int32_t filter0,
u_int32_t filter1)
{
/* Set the multicat filter */
AR5K_REG_WRITE(AR5K_AR5212_MCAST_FIL0, filter0);
AR5K_REG_WRITE(AR5K_AR5212_MCAST_FIL1, filter1);
}
HAL_BOOL
ar5k_ar5212_set_mcast_filterindex(struct ath_hal *hal, u_int32_t index)
{
if (index >= 64) {
return (AH_FALSE);
} else if (index >= 32) {
AR5K_REG_ENABLE_BITS(AR5K_AR5212_MCAST_FIL1,
(1 << (index - 32)));
} else {
AR5K_REG_ENABLE_BITS(AR5K_AR5212_MCAST_FIL0,
(1 << index));
}
return (AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_clear_mcast_filter_idx(struct ath_hal *hal, u_int32_t index)
{
if (index >= 64) {
return (AH_FALSE);
} else if (index >= 32) {
AR5K_REG_DISABLE_BITS(AR5K_AR5212_MCAST_FIL1,
(1 << (index - 32)));
} else {
AR5K_REG_DISABLE_BITS(AR5K_AR5212_MCAST_FIL0,
(1 << index));
}
return (AH_TRUE);
}
u_int32_t
ar5k_ar5212_get_rx_filter(struct ath_hal *hal)
{
u_int32_t data, filter = 0;
filter = AR5K_REG_READ(AR5K_AR5212_RX_FILTER);
data = AR5K_REG_READ(AR5K_AR5212_PHY_ERR_FIL);
if (data & AR5K_AR5212_PHY_ERR_FIL_RADAR)
filter |= HAL_RX_FILTER_PHYRADAR;
if (data & (AR5K_AR5212_PHY_ERR_FIL_OFDM |
AR5K_AR5212_PHY_ERR_FIL_CCK))
filter |= HAL_RX_FILTER_PHYERR;
return (filter);
}
void
ar5k_ar5212_set_rx_filter(struct ath_hal *hal, u_int32_t filter)
{
u_int32_t data = 0;
if (filter & HAL_RX_FILTER_PHYRADAR)
data |= AR5K_AR5212_PHY_ERR_FIL_RADAR;
if (filter & HAL_RX_FILTER_PHYERR)
data |= AR5K_AR5212_PHY_ERR_FIL_OFDM |
AR5K_AR5212_PHY_ERR_FIL_CCK;
if (data) {
AR5K_REG_ENABLE_BITS(AR5K_AR5212_RXCFG,
AR5K_AR5212_RXCFG_ZLFDMA);
} else {
AR5K_REG_DISABLE_BITS(AR5K_AR5212_RXCFG,
AR5K_AR5212_RXCFG_ZLFDMA);
}
AR5K_REG_WRITE(AR5K_AR5212_RX_FILTER, filter & 0xff);
AR5K_REG_WRITE(AR5K_AR5212_PHY_ERR_FIL, data);
}
HAL_BOOL
ar5k_ar5212_setup_rx_desc(struct ath_hal *hal, struct ath_desc *desc,
u_int32_t size, u_int flags)
{
struct ar5k_ar5212_rx_desc *rx_desc;
rx_desc = (struct ar5k_ar5212_rx_desc*)&desc->ds_ctl0;
if ((rx_desc->rx_control_1 = (size &
AR5K_AR5212_DESC_RX_CTL1_BUF_LEN)) != size)
return (AH_FALSE);
if (flags & HAL_RXDESC_INTREQ)
rx_desc->rx_control_1 |= AR5K_AR5212_DESC_RX_CTL1_INTREQ;
return (AH_TRUE);
}
HAL_STATUS
ar5k_ar5212_proc_rx_desc(struct ath_hal *hal, struct ath_desc *desc,
u_int32_t phys_addr, struct ath_desc *next)
{
struct ar5k_ar5212_rx_status *rx_status;
struct ar5k_ar5212_rx_error *rx_err;
rx_status = (struct ar5k_ar5212_rx_status*)&desc->ds_hw[0];
/* Overlay on error */
rx_err = (struct ar5k_ar5212_rx_error*)&desc->ds_hw[0];
/* No frame received / not ready */
if ((rx_status->rx_status_1 & AR5K_AR5212_DESC_RX_STATUS1_DONE) == 0)
return (HAL_EINPROGRESS);
/*
* Frame receive status
*/
desc->ds_us.rx.rs_datalen = rx_status->rx_status_0 &
AR5K_AR5212_DESC_RX_STATUS0_DATA_LEN;
desc->ds_us.rx.rs_rssi =
AR5K_REG_MS(rx_status->rx_status_0,
AR5K_AR5212_DESC_RX_STATUS0_RECEIVE_SIGNAL);
desc->ds_us.rx.rs_rate =
AR5K_REG_MS(rx_status->rx_status_0,
AR5K_AR5212_DESC_RX_STATUS0_RECEIVE_RATE);
desc->ds_us.rx.rs_antenna = rx_status->rx_status_0 &
AR5K_AR5212_DESC_RX_STATUS0_RECEIVE_ANTENNA;
desc->ds_us.rx.rs_more = rx_status->rx_status_0 &
AR5K_AR5212_DESC_RX_STATUS0_MORE;
desc->ds_us.rx.rs_tstamp =
AR5K_REG_MS(rx_status->rx_status_1,
AR5K_AR5212_DESC_RX_STATUS1_RECEIVE_TIMESTAMP);
desc->ds_us.rx.rs_status = 0;
/*
* Key table status
*/
if (rx_status->rx_status_1 &
AR5K_AR5212_DESC_RX_STATUS1_KEY_INDEX_VALID) {
desc->ds_us.rx.rs_keyix =
AR5K_REG_MS(rx_status->rx_status_1,
AR5K_AR5212_DESC_RX_STATUS1_KEY_INDEX);
} else {
desc->ds_us.rx.rs_keyix = HAL_RXKEYIX_INVALID;
}
/*
* Receive/descriptor errors
*/
if ((rx_status->rx_status_1 &
AR5K_AR5212_DESC_RX_STATUS1_FRAME_RECEIVE_OK) == 0) {
if (rx_status->rx_status_1 &
AR5K_AR5212_DESC_RX_STATUS1_CRC_ERROR)
desc->ds_us.rx.rs_status |= HAL_RXERR_CRC;
if (rx_status->rx_status_1 &
AR5K_AR5212_DESC_RX_STATUS1_PHY_ERROR) {
desc->ds_us.rx.rs_status |= HAL_RXERR_PHY;
desc->ds_us.rx.rs_phyerr =
AR5K_REG_MS(rx_err->rx_error_1,
AR5K_AR5212_DESC_RX_ERROR1_PHY_ERROR_CODE);
}
if (rx_status->rx_status_1 &
AR5K_AR5212_DESC_RX_STATUS1_DECRYPT_CRC_ERROR)
desc->ds_us.rx.rs_status |= HAL_RXERR_DECRYPT;
if (rx_status->rx_status_1 &
AR5K_AR5212_DESC_RX_STATUS1_MIC_ERROR)
desc->ds_us.rx.rs_status |= HAL_RXERR_MIC;
}
return (HAL_OK);
}
void
ar5k_ar5212_set_rx_signal(struct ath_hal *hal)
{
/* Signal state monitoring is not yet supported */
}
/*
* Misc functions
*/
void
ar5k_ar5212_dump_state(struct ath_hal *hal)
{
#ifdef AR5K_DEBUG
#define AR5K_PRINT_REGISTER(_x) \
printf("(%s: %08x) ", #_x, AR5K_REG_READ(AR5K_AR5212_##_x));
printf("MAC registers:\n");
AR5K_PRINT_REGISTER(CR);
AR5K_PRINT_REGISTER(CFG);
AR5K_PRINT_REGISTER(IER);
AR5K_PRINT_REGISTER(TXCFG);
AR5K_PRINT_REGISTER(RXCFG);
AR5K_PRINT_REGISTER(MIBC);
AR5K_PRINT_REGISTER(TOPS);
AR5K_PRINT_REGISTER(RXNOFRM);
AR5K_PRINT_REGISTER(RPGTO);
AR5K_PRINT_REGISTER(RFCNT);
AR5K_PRINT_REGISTER(MISC);
AR5K_PRINT_REGISTER(PISR);
AR5K_PRINT_REGISTER(SISR0);
AR5K_PRINT_REGISTER(SISR1);
AR5K_PRINT_REGISTER(SISR3);
AR5K_PRINT_REGISTER(SISR4);
AR5K_PRINT_REGISTER(DCM_ADDR);
AR5K_PRINT_REGISTER(DCM_DATA);
AR5K_PRINT_REGISTER(DCCFG);
AR5K_PRINT_REGISTER(CCFG);
AR5K_PRINT_REGISTER(CCFG_CUP);
AR5K_PRINT_REGISTER(CPC0);
AR5K_PRINT_REGISTER(CPC1);
AR5K_PRINT_REGISTER(CPC2);
AR5K_PRINT_REGISTER(CPCORN);
AR5K_PRINT_REGISTER(QCU_TXE);
AR5K_PRINT_REGISTER(QCU_TXD);
AR5K_PRINT_REGISTER(DCU_GBL_IFS_SIFS);
AR5K_PRINT_REGISTER(DCU_GBL_IFS_SLOT);
AR5K_PRINT_REGISTER(DCU_FP);
AR5K_PRINT_REGISTER(DCU_TXP);
AR5K_PRINT_REGISTER(DCU_TX_FILTER);
AR5K_PRINT_REGISTER(RC);
AR5K_PRINT_REGISTER(SCR);
AR5K_PRINT_REGISTER(INTPEND);
AR5K_PRINT_REGISTER(PCICFG);
AR5K_PRINT_REGISTER(GPIOCR);
AR5K_PRINT_REGISTER(GPIODO);
AR5K_PRINT_REGISTER(SREV);
AR5K_PRINT_REGISTER(EEPROM_BASE);
AR5K_PRINT_REGISTER(EEPROM_DATA);
AR5K_PRINT_REGISTER(EEPROM_CMD);
AR5K_PRINT_REGISTER(EEPROM_CFG);
AR5K_PRINT_REGISTER(PCU_MIN);
AR5K_PRINT_REGISTER(STA_ID0);
AR5K_PRINT_REGISTER(STA_ID1);
AR5K_PRINT_REGISTER(BSS_ID0);
AR5K_PRINT_REGISTER(SLOT_TIME);
AR5K_PRINT_REGISTER(TIME_OUT);
AR5K_PRINT_REGISTER(RSSI_THR);
AR5K_PRINT_REGISTER(BEACON);
AR5K_PRINT_REGISTER(CFP_PERIOD);
AR5K_PRINT_REGISTER(TIMER0);
AR5K_PRINT_REGISTER(TIMER2);
AR5K_PRINT_REGISTER(TIMER3);
AR5K_PRINT_REGISTER(CFP_DUR);
AR5K_PRINT_REGISTER(MCAST_FIL0);
AR5K_PRINT_REGISTER(MCAST_FIL1);
AR5K_PRINT_REGISTER(DIAG_SW);
AR5K_PRINT_REGISTER(TSF_U32);
AR5K_PRINT_REGISTER(ADDAC_TEST);
AR5K_PRINT_REGISTER(DEFAULT_ANTENNA);
AR5K_PRINT_REGISTER(LAST_TSTP);
AR5K_PRINT_REGISTER(NAV);
AR5K_PRINT_REGISTER(RTS_OK);
AR5K_PRINT_REGISTER(ACK_FAIL);
AR5K_PRINT_REGISTER(FCS_FAIL);
AR5K_PRINT_REGISTER(BEACON_CNT);
AR5K_PRINT_REGISTER(TSF_PARM);
AR5K_PRINT_REGISTER(RATE_DUR_0);
AR5K_PRINT_REGISTER(KEYTABLE_0);
printf("\n");
printf("PHY registers:\n");
AR5K_PRINT_REGISTER(PHY_TURBO);
AR5K_PRINT_REGISTER(PHY_AGC);
AR5K_PRINT_REGISTER(PHY_TIMING_3);
AR5K_PRINT_REGISTER(PHY_CHIP_ID);
AR5K_PRINT_REGISTER(PHY_AGCCTL);
AR5K_PRINT_REGISTER(PHY_NF);
AR5K_PRINT_REGISTER(PHY_SCR);
AR5K_PRINT_REGISTER(PHY_SLMT);
AR5K_PRINT_REGISTER(PHY_SCAL);
AR5K_PRINT_REGISTER(PHY_RX_DELAY);
AR5K_PRINT_REGISTER(PHY_IQ);
AR5K_PRINT_REGISTER(PHY_PAPD_PROBE);
AR5K_PRINT_REGISTER(PHY_TXPOWER_RATE1);
AR5K_PRINT_REGISTER(PHY_TXPOWER_RATE2);
AR5K_PRINT_REGISTER(PHY_FC);
AR5K_PRINT_REGISTER(PHY_RADAR);
AR5K_PRINT_REGISTER(PHY_ANT_SWITCH_TABLE_0);
AR5K_PRINT_REGISTER(PHY_ANT_SWITCH_TABLE_1);
printf("\n");
#endif
}
HAL_BOOL
ar5k_ar5212_get_diag_state(struct ath_hal *hal, int id, void **device,
u_int *size)
{
/*
* We'll ignore this right now. This seems to be some kind of an obscure
* debugging interface for the binary-only HAL.
*/
return (AH_FALSE);
}
void
ar5k_ar5212_get_lladdr(struct ath_hal *hal, u_int8_t *mac)
{
bcopy(hal->ah_sta_id, mac, IEEE80211_ADDR_LEN);
}
HAL_BOOL
ar5k_ar5212_set_lladdr(struct ath_hal *hal, const u_int8_t *mac)
{
u_int32_t low_id, high_id;
/* Set new station ID */
bcopy(mac, hal->ah_sta_id, IEEE80211_ADDR_LEN);
low_id = AR5K_LOW_ID(mac);
high_id = 0x0000ffff & AR5K_HIGH_ID(mac);
AR5K_REG_WRITE(AR5K_AR5212_STA_ID0, low_id);
AR5K_REG_WRITE(AR5K_AR5212_STA_ID1, high_id);
return (AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_set_regdomain(struct ath_hal *hal, u_int16_t regdomain,
HAL_STATUS *status)
{
ieee80211_regdomain_t ieee_regdomain;
ieee_regdomain = ar5k_regdomain_to_ieee(regdomain);
if (ar5k_eeprom_regulation_domain(hal, AH_TRUE,
&ieee_regdomain) == AH_TRUE) {
*status = HAL_OK;
return (AH_TRUE);
}
*status = EIO;
return (AH_FALSE);
}
void
ar5k_ar5212_set_ledstate(struct ath_hal *hal, HAL_LED_STATE state)
{
u_int32_t led;
AR5K_REG_DISABLE_BITS(AR5K_AR5212_PCICFG,
AR5K_AR5212_PCICFG_LEDMODE | AR5K_AR5212_PCICFG_LED);
/*
* Some blinking values, define at your wish
*/
switch (state) {
case IEEE80211_S_SCAN:
case IEEE80211_S_AUTH:
led = AR5K_AR5212_PCICFG_LEDMODE_PROP |
AR5K_AR5212_PCICFG_LED_PEND;
break;
case IEEE80211_S_INIT:
led = AR5K_AR5212_PCICFG_LEDMODE_PROP |
AR5K_AR5212_PCICFG_LED_NONE;
break;
case IEEE80211_S_ASSOC:
case IEEE80211_S_RUN:
led = AR5K_AR5212_PCICFG_LEDMODE_PROP |
AR5K_AR5212_PCICFG_LED_ASSOC;
break;
default:
led = AR5K_AR5212_PCICFG_LEDMODE_PROM |
AR5K_AR5212_PCICFG_LED_NONE;
break;
}
AR5K_REG_ENABLE_BITS(AR5K_AR5212_PCICFG, led);
}
void
ar5k_ar5212_set_associd(struct ath_hal *hal, const u_int8_t *bssid,
u_int16_t assoc_id, u_int16_t tim_offset)
{
u_int32_t low_id, high_id;
/*
* Set simple BSSID mask
*/
AR5K_REG_WRITE(AR5K_AR5212_BSS_IDM0, 0xfffffff);
AR5K_REG_WRITE(AR5K_AR5212_BSS_IDM1, 0xfffffff);
/*
* Set BSSID which triggers the "SME Join" operation
*/
low_id = AR5K_LOW_ID(bssid);
high_id = AR5K_HIGH_ID(bssid);
AR5K_REG_WRITE(AR5K_AR5212_BSS_ID0, low_id);
AR5K_REG_WRITE(AR5K_AR5212_BSS_ID1, high_id |
((assoc_id & 0x3fff) << AR5K_AR5212_BSS_ID1_AID_S));
bcopy(bssid, &hal->ah_bssid, IEEE80211_ADDR_LEN);
if (assoc_id == 0) {
ar5k_ar5212_disable_pspoll(hal);
return;
}
AR5K_REG_WRITE(AR5K_AR5212_BEACON,
(AR5K_REG_READ(AR5K_AR5212_BEACON) &
~AR5K_AR5212_BEACON_TIM) |
(((tim_offset ? tim_offset + 4 : 0) <<
AR5K_AR5212_BEACON_TIM_S) &
AR5K_AR5212_BEACON_TIM));
ar5k_ar5212_enable_pspoll(hal, NULL, 0);
}
HAL_BOOL
ar5k_ar5212_set_bssid_mask(struct ath_hal *hal, const u_int8_t* mask)
{
u_int32_t low_id, high_id;
low_id = AR5K_LOW_ID(mask);
high_id = 0x0000ffff & AR5K_HIGH_ID(mask);
AR5K_REG_WRITE(AR5K_AR5212_BSS_IDM0, low_id);
AR5K_REG_WRITE(AR5K_AR5212_BSS_IDM1, high_id);
return (AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_set_gpio_output(struct ath_hal *hal, u_int32_t gpio)
{
if (gpio > AR5K_AR5212_NUM_GPIO)
return (AH_FALSE);
AR5K_REG_WRITE(AR5K_AR5212_GPIOCR,
(AR5K_REG_READ(AR5K_AR5212_GPIOCR) &~ AR5K_AR5212_GPIOCR_ALL(gpio))
| AR5K_AR5212_GPIOCR_ALL(gpio));
return (AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_set_gpio_input(struct ath_hal *hal, u_int32_t gpio)
{
if (gpio > AR5K_AR5212_NUM_GPIO)
return (AH_FALSE);
AR5K_REG_WRITE(AR5K_AR5212_GPIOCR,
(AR5K_REG_READ(AR5K_AR5212_GPIOCR) &~ AR5K_AR5212_GPIOCR_ALL(gpio))
| AR5K_AR5212_GPIOCR_NONE(gpio));
return (AH_TRUE);
}
u_int32_t
ar5k_ar5212_get_gpio(struct ath_hal *hal, u_int32_t gpio)
{
if (gpio > AR5K_AR5212_NUM_GPIO)
return (0xffffffff);
/* GPIO input magic */
return (((AR5K_REG_READ(AR5K_AR5212_GPIODI) &
AR5K_AR5212_GPIODI_M) >> gpio) & 0x1);
}
HAL_BOOL
ar5k_ar5212_set_gpio(struct ath_hal *hal, u_int32_t gpio, u_int32_t val)
{
u_int32_t data;
if (gpio > AR5K_AR5212_NUM_GPIO)
return (0xffffffff);
/* GPIO output magic */
data = AR5K_REG_READ(AR5K_AR5212_GPIODO);
data &= ~(1 << gpio);
data |= (val&1) << gpio;
AR5K_REG_WRITE(AR5K_AR5212_GPIODO, data);
return (AH_TRUE);
}
void
ar5k_ar5212_set_gpio_intr(struct ath_hal *hal, u_int gpio,
u_int32_t interrupt_level)
{
u_int32_t data;
if (gpio > AR5K_AR5212_NUM_GPIO)
return;
/*
* Set the GPIO interrupt
*/
data = (AR5K_REG_READ(AR5K_AR5212_GPIOCR) &
~(AR5K_AR5212_GPIOCR_INT_SEL(gpio) | AR5K_AR5212_GPIOCR_INT_SELH |
AR5K_AR5212_GPIOCR_INT_ENA | AR5K_AR5212_GPIOCR_ALL(gpio))) |
(AR5K_AR5212_GPIOCR_INT_SEL(gpio) | AR5K_AR5212_GPIOCR_INT_ENA);
AR5K_REG_WRITE(AR5K_AR5212_GPIOCR,
interrupt_level ? data : (data | AR5K_AR5212_GPIOCR_INT_SELH));
hal->ah_imr |= AR5K_AR5212_PIMR_GPIO;
/* Enable GPIO interrupts */
AR5K_REG_ENABLE_BITS(AR5K_AR5212_PIMR, AR5K_AR5212_PIMR_GPIO);
}
u_int32_t
ar5k_ar5212_get_tsf32(struct ath_hal *hal)
{
return (AR5K_REG_READ(AR5K_AR5212_TSF_L32));
}
u_int64_t
ar5k_ar5212_get_tsf64(struct ath_hal *hal)
{
u_int64_t tsf = AR5K_REG_READ(AR5K_AR5212_TSF_U32);
return (AR5K_REG_READ(AR5K_AR5212_TSF_L32) | (tsf << 32));
}
void
ar5k_ar5212_reset_tsf(struct ath_hal *hal)
{
AR5K_REG_ENABLE_BITS(AR5K_AR5212_BEACON,
AR5K_AR5212_BEACON_RESET_TSF);
}
u_int16_t
ar5k_ar5212_get_regdomain(struct ath_hal *hal)
{
return (ar5k_get_regdomain(hal));
}
HAL_BOOL
ar5k_ar5212_detect_card_present(struct ath_hal *hal)
{
u_int16_t magic;
/*
* Checking the EEPROM's magic value could be an indication
* if the card is still present. I didn't find another suitable
* way to do this.
*/
if (ar5k_ar5212_eeprom_read(hal, AR5K_EEPROM_MAGIC, &magic) != 0)
return (AH_FALSE);
return (magic == AR5K_EEPROM_MAGIC_VALUE ? AH_TRUE : AH_FALSE);
}
void
ar5k_ar5212_update_mib_counters(struct ath_hal *hal, HAL_MIB_STATS *statistics)
{
/* Read-And-Clear */
statistics->ackrcv_bad += AR5K_REG_READ(AR5K_AR5212_ACK_FAIL);
statistics->rts_bad += AR5K_REG_READ(AR5K_AR5212_RTS_FAIL);
statistics->rts_good += AR5K_REG_READ(AR5K_AR5212_RTS_OK);
statistics->fcs_bad += AR5K_REG_READ(AR5K_AR5212_FCS_FAIL);
statistics->beacons += AR5K_REG_READ(AR5K_AR5212_BEACON_CNT);
/* Reset profile count registers */
AR5K_REG_WRITE(AR5K_AR5212_PROFCNT_TX, 0);
AR5K_REG_WRITE(AR5K_AR5212_PROFCNT_RX, 0);
AR5K_REG_WRITE(AR5K_AR5212_PROFCNT_RXCLR, 0);
AR5K_REG_WRITE(AR5K_AR5212_PROFCNT_CYCLE, 0);
}
HAL_RFGAIN
ar5k_ar5212_get_rf_gain(struct ath_hal *hal)
{
u_int32_t data, type;
if ((hal->ah_rf_banks == NULL) || (!hal->ah_gain.g_active))
return (HAL_RFGAIN_INACTIVE);
if (hal->ah_rf_gain != HAL_RFGAIN_READ_REQUESTED)
goto done;
data = AR5K_REG_READ(AR5K_AR5212_PHY_PAPD_PROBE);
if (!(data & AR5K_AR5212_PHY_PAPD_PROBE_TX_NEXT)) {
hal->ah_gain.g_current =
data >> AR5K_AR5212_PHY_PAPD_PROBE_GAINF_S;
type = AR5K_REG_MS(data, AR5K_AR5212_PHY_PAPD_PROBE_TYPE);
if (type == AR5K_AR5212_PHY_PAPD_PROBE_TYPE_CCK)
hal->ah_gain.g_current += AR5K_GAIN_CCK_PROBE_CORR;
if (hal->ah_radio == AR5K_AR5112) {
ar5k_rfregs_gainf_corr(hal);
hal->ah_gain.g_current =
hal->ah_gain.g_current >= hal->ah_gain.g_f_corr ?
(hal->ah_gain.g_current - hal->ah_gain.g_f_corr) :
0;
}
if (ar5k_rfregs_gain_readback(hal) &&
AR5K_GAIN_CHECK_ADJUST(&hal->ah_gain) &&
ar5k_rfregs_gain_adjust(hal))
hal->ah_rf_gain = HAL_RFGAIN_NEED_CHANGE;
}
done:
return (hal->ah_rf_gain);
}
HAL_BOOL
ar5k_ar5212_set_slot_time(struct ath_hal *hal, u_int slot_time)
{
if (slot_time < HAL_SLOT_TIME_9 || slot_time > HAL_SLOT_TIME_MAX)
return (AH_FALSE);
AR5K_REG_WRITE(AR5K_AR5212_DCU_GBL_IFS_SLOT, slot_time);
return (AH_TRUE);
}
u_int
ar5k_ar5212_get_slot_time(struct ath_hal *hal)
{
return (AR5K_REG_READ(AR5K_AR5212_DCU_GBL_IFS_SLOT) & 0xffff);
}
HAL_BOOL
ar5k_ar5212_set_ack_timeout(struct ath_hal *hal, u_int timeout)
{
if (ar5k_clocktoh(AR5K_REG_MS(0xffffffff, AR5K_AR5212_TIME_OUT_ACK),
hal->ah_turbo) <= timeout)
return (AH_FALSE);
AR5K_REG_WRITE_BITS(AR5K_AR5212_TIME_OUT, AR5K_AR5212_TIME_OUT_ACK,
ar5k_htoclock(timeout, hal->ah_turbo));
return (AH_TRUE);
}
u_int
ar5k_ar5212_get_ack_timeout(struct ath_hal *hal)
{
return (ar5k_clocktoh(AR5K_REG_MS(AR5K_REG_READ(AR5K_AR5212_TIME_OUT),
AR5K_AR5212_TIME_OUT_ACK), hal->ah_turbo));
}
HAL_BOOL
ar5k_ar5212_set_cts_timeout(struct ath_hal *hal, u_int timeout)
{
if (ar5k_clocktoh(AR5K_REG_MS(0xffffffff, AR5K_AR5212_TIME_OUT_CTS),
hal->ah_turbo) <= timeout)
return (AH_FALSE);
AR5K_REG_WRITE_BITS(AR5K_AR5212_TIME_OUT, AR5K_AR5212_TIME_OUT_CTS,
ar5k_htoclock(timeout, hal->ah_turbo));
return (AH_TRUE);
}
u_int
ar5k_ar5212_get_cts_timeout(struct ath_hal *hal)
{
return (ar5k_clocktoh(AR5K_REG_MS(AR5K_REG_READ(AR5K_AR5212_TIME_OUT),
AR5K_AR5212_TIME_OUT_CTS), hal->ah_turbo));
}
/*
* Key table (WEP) functions
*/
HAL_BOOL
ar5k_ar5212_is_cipher_supported(struct ath_hal *hal, HAL_CIPHER cipher)
{
/*
* The AR5212 only supports WEP
*/
if (cipher == HAL_CIPHER_WEP)
return (AH_TRUE);
return (AH_FALSE);
}
u_int32_t
ar5k_ar5212_get_keycache_size(struct ath_hal *hal)
{
return (AR5K_AR5212_KEYCACHE_SIZE);
}
HAL_BOOL
ar5k_ar5212_reset_key(struct ath_hal *hal, u_int16_t entry)
{
int i;
AR5K_ASSERT_ENTRY(entry, AR5K_AR5212_KEYTABLE_SIZE);
for (i = 0; i < AR5K_AR5212_KEYCACHE_SIZE; i++)
AR5K_REG_WRITE(AR5K_AR5212_KEYTABLE_OFF(entry, i), 0);
/* Set NULL encryption */
AR5K_REG_WRITE(AR5K_AR5212_KEYTABLE_TYPE(entry),
AR5K_AR5212_KEYTABLE_TYPE_NULL);
return (AH_FALSE);
}
HAL_BOOL
ar5k_ar5212_is_key_valid(struct ath_hal *hal, u_int16_t entry)
{
AR5K_ASSERT_ENTRY(entry, AR5K_AR5212_KEYTABLE_SIZE);
/*
* Check the validation flag at the end of the entry
*/
if (AR5K_REG_READ(AR5K_AR5212_KEYTABLE_MAC1(entry)) &
AR5K_AR5212_KEYTABLE_VALID)
return (AH_TRUE);
return (AH_FALSE);
}
HAL_BOOL
ar5k_ar5212_set_key(struct ath_hal *hal, u_int16_t entry,
const HAL_KEYVAL *keyval, const u_int8_t *mac, int xor_notused)
{
int i;
u_int32_t key_v[AR5K_AR5212_KEYCACHE_SIZE - 2];
AR5K_ASSERT_ENTRY(entry, AR5K_AR5212_KEYTABLE_SIZE);
bzero(&key_v, sizeof(key_v));
switch (keyval->wk_len) {
case AR5K_KEYVAL_LENGTH_40:
bcopy(keyval->wk_key, &key_v[0], 4);
bcopy(keyval->wk_key + 4, &key_v[1], 1);
key_v[5] = AR5K_AR5212_KEYTABLE_TYPE_40;
break;
case AR5K_KEYVAL_LENGTH_104:
bcopy(keyval->wk_key, &key_v[0], 4);
bcopy(keyval->wk_key + 4, &key_v[1], 2);
bcopy(keyval->wk_key + 6, &key_v[2], 4);
bcopy(keyval->wk_key + 10, &key_v[3], 2);
bcopy(keyval->wk_key + 12, &key_v[4], 1);
key_v[5] = AR5K_AR5212_KEYTABLE_TYPE_104;
break;
case AR5K_KEYVAL_LENGTH_128:
bcopy(keyval->wk_key, &key_v[0], 4);
bcopy(keyval->wk_key + 4, &key_v[1], 2);
bcopy(keyval->wk_key + 6, &key_v[2], 4);
bcopy(keyval->wk_key + 10, &key_v[3], 2);
bcopy(keyval->wk_key + 12, &key_v[4], 4);
key_v[5] = AR5K_AR5212_KEYTABLE_TYPE_128;
break;
default:
/* Unsupported key length (not WEP40/104/128) */
return (AH_FALSE);
}
for (i = 0; i < AR5K_ELEMENTS(key_v); i++)
AR5K_REG_WRITE(AR5K_AR5212_KEYTABLE_OFF(entry, i), key_v[i]);
return (ar5k_ar5212_set_key_lladdr(hal, entry, mac));
}
HAL_BOOL
ar5k_ar5212_set_key_lladdr(struct ath_hal *hal, u_int16_t entry,
const u_int8_t *mac)
{
u_int32_t low_id, high_id;
const u_int8_t *mac_v;
/*
* Invalid entry (key table overflow)
*/
AR5K_ASSERT_ENTRY(entry, AR5K_AR5212_KEYTABLE_SIZE);
/* MAC may be NULL if it's a broadcast key */
mac_v = mac == NULL ? etherbroadcastaddr : mac;
low_id = AR5K_LOW_ID(mac_v);
high_id = AR5K_HIGH_ID(mac_v) | AR5K_AR5212_KEYTABLE_VALID;
AR5K_REG_WRITE(AR5K_AR5212_KEYTABLE_MAC0(entry), low_id);
AR5K_REG_WRITE(AR5K_AR5212_KEYTABLE_MAC1(entry), high_id);
return (AH_TRUE);
}
/*
* Power management functions
*/
HAL_BOOL
ar5k_ar5212_set_power(struct ath_hal *hal, HAL_POWER_MODE mode,
HAL_BOOL set_chip, u_int16_t sleep_duration)
{
u_int32_t staid;
int i;
staid = AR5K_REG_READ(AR5K_AR5212_STA_ID1);
switch (mode) {
case HAL_PM_AUTO:
staid &= ~AR5K_AR5212_STA_ID1_DEFAULT_ANTENNA;
/* FALLTHROUGH */
case HAL_PM_NETWORK_SLEEP:
if (set_chip == AH_TRUE) {
AR5K_REG_WRITE(AR5K_AR5212_SCR,
AR5K_AR5212_SCR_SLE | sleep_duration);
}
staid |= AR5K_AR5212_STA_ID1_PWR_SV;
break;
case HAL_PM_FULL_SLEEP:
if (set_chip == AH_TRUE) {
AR5K_REG_WRITE(AR5K_AR5212_SCR,
AR5K_AR5212_SCR_SLE_SLP);
}
staid |= AR5K_AR5212_STA_ID1_PWR_SV;
break;
case HAL_PM_AWAKE:
if (set_chip == AH_FALSE)
goto commit;
AR5K_REG_WRITE(AR5K_AR5212_SCR, AR5K_AR5212_SCR_SLE_WAKE);
for (i = 5000; i > 0; i--) {
/* Check if the AR5212 did wake up */
if ((AR5K_REG_READ(AR5K_AR5212_PCICFG) &
AR5K_AR5212_PCICFG_SPWR_DN) == 0)
break;
/* Wait a bit and retry */
AR5K_DELAY(200);
AR5K_REG_WRITE(AR5K_AR5212_SCR,
AR5K_AR5212_SCR_SLE_WAKE);
}
/* Fail if the AR5212 didn't wake up */
if (i <= 0)
return (AH_FALSE);
staid &= ~AR5K_AR5212_STA_ID1_PWR_SV;
break;
default:
return (AH_FALSE);
}
commit:
hal->ah_power_mode = mode;
AR5K_REG_WRITE(AR5K_AR5212_STA_ID1, staid);
return (AH_TRUE);
}
HAL_POWER_MODE
ar5k_ar5212_get_power_mode(struct ath_hal *hal)
{
return (hal->ah_power_mode);
}
HAL_BOOL
ar5k_ar5212_query_pspoll_support(struct ath_hal *hal)
{
/* nope */
return (AH_FALSE);
}
HAL_BOOL
ar5k_ar5212_init_pspoll(struct ath_hal *hal)
{
/*
* Not used on the AR5212
*/
return (AH_FALSE);
}
HAL_BOOL
ar5k_ar5212_enable_pspoll(struct ath_hal *hal, u_int8_t *bssid,
u_int16_t assoc_id)
{
return (AH_FALSE);
}
HAL_BOOL
ar5k_ar5212_disable_pspoll(struct ath_hal *hal)
{
return (AH_FALSE);
}
/*
* Beacon functions
*/
void
ar5k_ar5212_init_beacon(struct ath_hal *hal, u_int32_t next_beacon,
u_int32_t interval)
{
u_int32_t timer1, timer2, timer3;
/*
* Set the additional timers by mode
*/
switch (hal->ah_op_mode) {
case HAL_M_STA:
timer1 = 0x0000ffff;
timer2 = 0x0007ffff;
break;
default:
timer1 = (next_beacon - AR5K_TUNE_DMA_BEACON_RESP) <<
0x00000003;
timer2 = (next_beacon - AR5K_TUNE_SW_BEACON_RESP) <<
0x00000003;
}
timer3 = next_beacon +
(hal->ah_atim_window ? hal->ah_atim_window : 1);
/*
* Enable all timers and set the beacon register
* (next beacon, DMA beacon, software beacon, ATIM window time)
*/
AR5K_REG_WRITE(AR5K_AR5212_TIMER0, next_beacon);
AR5K_REG_WRITE(AR5K_AR5212_TIMER1, timer1);
AR5K_REG_WRITE(AR5K_AR5212_TIMER2, timer2);
AR5K_REG_WRITE(AR5K_AR5212_TIMER3, timer3);
AR5K_REG_WRITE(AR5K_AR5212_BEACON, interval &
(AR5K_AR5212_BEACON_PERIOD | AR5K_AR5212_BEACON_RESET_TSF |
AR5K_AR5212_BEACON_ENABLE));
}
void
ar5k_ar5212_set_beacon_timers(struct ath_hal *hal,
const HAL_BEACON_STATE *state, u_int32_t tsf, u_int32_t dtim_count,
u_int32_t cfp_count)
{
u_int32_t cfp_period, next_cfp, dtim, interval, next_beacon;
/* Return on an invalid beacon state */
if (state->bs_interval < 1)
return;
interval = state->bs_intval;
dtim = state->bs_dtimperiod;
/*
* PCF support?
*/
if (state->bs_cfp_period > 0) {
/* Enable CFP mode and set the CFP and timer registers */
cfp_period = state->bs_cfp_period * state->bs_dtim_period *
state->bs_interval;
next_cfp = (cfp_count * state->bs_dtim_period + dtim_count) *
state->bs_interval;
AR5K_REG_ENABLE_BITS(AR5K_AR5212_STA_ID1,
AR5K_AR5212_STA_ID1_PCF);
AR5K_REG_WRITE(AR5K_AR5212_CFP_PERIOD, cfp_period);
AR5K_REG_WRITE(AR5K_AR5212_CFP_DUR, state->bs_cfp_max_duration);
AR5K_REG_WRITE(AR5K_AR5212_TIMER2,
(tsf + (next_cfp == 0 ? cfp_period : next_cfp)) << 3);
} else {
/* Disable PCF mode */
AR5K_REG_DISABLE_BITS(AR5K_AR5212_STA_ID1,
AR5K_AR5212_STA_ID1_PCF);
}
/*
* Enable the beacon timer register
*/
AR5K_REG_WRITE(AR5K_AR5212_TIMER0, state->bs_next_beacon);
/*
* Start the beacon timers
*/
AR5K_REG_WRITE(AR5K_AR5212_BEACON,
(AR5K_REG_READ(AR5K_AR5212_BEACON) &~
(AR5K_AR5212_BEACON_PERIOD | AR5K_AR5212_BEACON_TIM)) |
AR5K_REG_SM(state->bs_tim_offset ? state->bs_tim_offset + 4 : 0,
AR5K_AR5212_BEACON_TIM) | AR5K_REG_SM(state->bs_interval,
AR5K_AR5212_BEACON_PERIOD));
/*
* Write new beacon miss threshold, if it appears to be valid
*/
if ((AR5K_AR5212_RSSI_THR_BMISS >> AR5K_AR5212_RSSI_THR_BMISS_S) <
state->bs_bmiss_threshold)
return;
AR5K_REG_WRITE_BITS(AR5K_AR5212_RSSI_THR_M,
AR5K_AR5212_RSSI_THR_BMISS, state->bs_bmiss_threshold);
/*
* Set sleep registers
*/
if ((state->bs_sleepduration > state->bs_interval) &&
(roundup(state->bs_sleepduration, interval) ==
state->bs_sleepduration))
interval = state->bs_sleepduration;
if (state->bs_sleepduration > dtim &&
(dtim == 0 || roundup(state->bs_sleepduration, dtim) ==
state->bs_sleepduration))
dtim = state->bs_sleepduration;
if (interval > dtim)
return;
next_beacon = interval == dtim ?
state->bs_nextdtim: state->bs_nexttbtt;
AR5K_REG_WRITE(AR5K_AR5212_SLEEP0,
AR5K_REG_SM((state->bs_nextdtim - 3) << 3,
AR5K_AR5212_SLEEP0_NEXT_DTIM) |
AR5K_REG_SM(10, AR5K_AR5212_SLEEP0_CABTO) |
AR5K_AR5212_SLEEP0_ENH_SLEEP_EN |
AR5K_AR5212_SLEEP0_ASSUME_DTIM);
AR5K_REG_WRITE(AR5K_AR5212_SLEEP1,
AR5K_REG_SM((next_beacon - 3) << 3,
AR5K_AR5212_SLEEP1_NEXT_TIM) |
AR5K_REG_SM(10, AR5K_AR5212_SLEEP1_BEACON_TO));
AR5K_REG_WRITE(AR5K_AR5212_SLEEP2,
AR5K_REG_SM(interval, AR5K_AR5212_SLEEP2_TIM_PER) |
AR5K_REG_SM(dtim, AR5K_AR5212_SLEEP2_DTIM_PER));
}
void
ar5k_ar5212_reset_beacon(struct ath_hal *hal)
{
/*
* Disable beacon timer
*/
AR5K_REG_WRITE(AR5K_AR5212_TIMER0, 0);
/*
* Disable some beacon register values
*/
AR5K_REG_DISABLE_BITS(AR5K_AR5212_STA_ID1,
AR5K_AR5212_STA_ID1_DEFAULT_ANTENNA | AR5K_AR5212_STA_ID1_PCF);
AR5K_REG_WRITE(AR5K_AR5212_BEACON, AR5K_AR5212_BEACON_PERIOD);
}
HAL_BOOL
ar5k_ar5212_wait_for_beacon(struct ath_hal *hal, bus_addr_t phys_addr)
{
HAL_BOOL ret;
/*
* Wait for beaconn queue to be done
*/
ret = ar5k_register_timeout(hal,
AR5K_AR5212_QCU_STS(HAL_TX_QUEUE_ID_BEACON),
AR5K_AR5212_QCU_STS_FRMPENDCNT, 0, AH_FALSE);
if (AR5K_REG_READ_Q(AR5K_AR5212_QCU_TXE, HAL_TX_QUEUE_ID_BEACON))
return (AH_FALSE);
return (ret);
}
/*
* Interrupt handling
*/
HAL_BOOL
ar5k_ar5212_is_intr_pending(struct ath_hal *hal)
{
return (AR5K_REG_READ(AR5K_AR5212_INTPEND) == 0 ? AH_FALSE : AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_get_isr(struct ath_hal *hal, u_int32_t *interrupt_mask)
{
u_int32_t data;
/*
* Read interrupt status from the Read-And-Clear shadow register
*/
data = AR5K_REG_READ(AR5K_AR5212_RAC_PISR);
/*
* Get abstract interrupt mask (HAL-compatible)
*/
*interrupt_mask = (data & HAL_INT_COMMON) & hal->ah_imr;
if (data == HAL_INT_NOCARD)
return (AH_FALSE);
if (data & (AR5K_AR5212_PISR_RXOK | AR5K_AR5212_PISR_RXERR))
*interrupt_mask |= HAL_INT_RX;
if (data & (AR5K_AR5212_PISR_TXOK | AR5K_AR5212_PISR_TXERR))
*interrupt_mask |= HAL_INT_TX;
if (data & (AR5K_AR5212_PISR_HIUERR))
*interrupt_mask |= HAL_INT_FATAL;
/*
* Special interrupt handling (not caught by the driver)
*/
if (((*interrupt_mask) & AR5K_AR5212_PISR_RXPHY) &&
hal->ah_radar.r_enabled == AH_TRUE)
ar5k_radar_alert(hal);
if (*interrupt_mask == 0)
AR5K_PRINTF("0x%08x\n", data);
return (AH_TRUE);
}
u_int32_t
ar5k_ar5212_get_intr(struct ath_hal *hal)
{
/* Return the interrupt mask stored previously */
return (hal->ah_imr);
}
HAL_INT
ar5k_ar5212_set_intr(struct ath_hal *hal, HAL_INT new_mask)
{
HAL_INT old_mask, int_mask;
/*
* Disable card interrupts to prevent any race conditions
* (they will be re-enabled afterwards).
*/
AR5K_REG_WRITE(AR5K_AR5212_IER, AR5K_AR5212_IER_DISABLE);
old_mask = hal->ah_imr;
/*
* Add additional, chipset-dependent interrupt mask flags
* and write them to the IMR (interrupt mask register).
*/
int_mask = new_mask & HAL_INT_COMMON;
if (new_mask & HAL_INT_RX)
int_mask |=
AR5K_AR5212_PIMR_RXOK |
AR5K_AR5212_PIMR_RXERR |
AR5K_AR5212_PIMR_RXORN |
AR5K_AR5212_PIMR_RXDESC;
if (new_mask & HAL_INT_TX)
int_mask |=
AR5K_AR5212_PIMR_TXOK |
AR5K_AR5212_PIMR_TXERR |
AR5K_AR5212_PIMR_TXDESC |
AR5K_AR5212_PIMR_TXURN;
if (new_mask & HAL_INT_FATAL) {
int_mask |= AR5K_AR5212_PIMR_HIUERR;
AR5K_REG_ENABLE_BITS(AR5K_AR5212_SIMR2,
AR5K_AR5212_SIMR2_MCABT |
AR5K_AR5212_SIMR2_SSERR |
AR5K_AR5212_SIMR2_DPERR);
}
AR5K_REG_WRITE(AR5K_AR5212_PIMR, int_mask);
/* Store new interrupt mask */
hal->ah_imr = new_mask;
/* ..re-enable interrupts */
AR5K_REG_WRITE(AR5K_AR5212_IER, AR5K_AR5212_IER_ENABLE);
return (old_mask);
}
/*
* Misc internal functions
*/
HAL_BOOL
ar5k_ar5212_get_capabilities(struct ath_hal *hal)
{
u_int16_t ee_header;
/* Capabilities stored in the EEPROM */
ee_header = hal->ah_capabilities.cap_eeprom.ee_header;
/*
* XXX The AR5212 tranceiver supports frequencies from 4920 to 6100GHz
* XXX and from 2312 to 2732GHz. There are problems with the current
* XXX ieee80211 implementation because the IEEE channel mapping
* XXX does not support negative channel numbers (2312MHz is channel
* XXX -19). Of course, this doesn't matter because these channels
* XXX are out of range but some regulation domains like MKK (Japan)
* XXX will support frequencies somewhere around 4.8GHz.
*/
/*
* Set radio capabilities
*/
if (AR5K_EEPROM_HDR_11A(ee_header)) {
hal->ah_capabilities.cap_range.range_5ghz_min = 5005; /* 4920 */
hal->ah_capabilities.cap_range.range_5ghz_max = 6100;
/* Set supported modes */
hal->ah_capabilities.cap_mode =
HAL_MODE_11A | HAL_MODE_TURBO | HAL_MODE_XR;
}
/* This chip will support 802.11b if the 2GHz radio is connected */
if (AR5K_EEPROM_HDR_11B(ee_header) || AR5K_EEPROM_HDR_11G(ee_header)) {
hal->ah_capabilities.cap_range.range_2ghz_min = 2412; /* 2312 */
hal->ah_capabilities.cap_range.range_2ghz_max = 2732;
if (AR5K_EEPROM_HDR_11B(ee_header))
hal->ah_capabilities.cap_mode |= HAL_MODE_11B;
#if 0
if (AR5K_EEPROM_HDR_11G(ee_header))
hal->ah_capabilities.cap_mode |= HAL_MODE_11G;
#endif
}
/* GPIO */
hal->ah_gpio_npins = AR5K_AR5212_NUM_GPIO;
/* Set number of supported TX queues */
hal->ah_capabilities.cap_queues.q_tx_num = AR5K_AR5212_TX_NUM_QUEUES;
return (AH_TRUE);
}
void
ar5k_ar5212_radar_alert(struct ath_hal *hal, HAL_BOOL enable)
{
/*
* Enable radar detection
*/
AR5K_REG_WRITE(AR5K_AR5212_IER, AR5K_AR5212_IER_DISABLE);
if (enable == AH_TRUE) {
AR5K_REG_WRITE(AR5K_AR5212_PHY_RADAR,
AR5K_AR5212_PHY_RADAR_ENABLE);
AR5K_REG_ENABLE_BITS(AR5K_AR5212_PIMR,
AR5K_AR5212_PIMR_RXPHY);
} else {
AR5K_REG_WRITE(AR5K_AR5212_PHY_RADAR,
AR5K_AR5212_PHY_RADAR_DISABLE);
AR5K_REG_DISABLE_BITS(AR5K_AR5212_PIMR,
AR5K_AR5212_PIMR_RXPHY);
}
AR5K_REG_WRITE(AR5K_AR5212_IER, AR5K_AR5212_IER_ENABLE);
}
/*
* EEPROM access functions
*/
HAL_BOOL
ar5k_ar5212_eeprom_is_busy(struct ath_hal *hal)
{
return (AR5K_REG_READ(AR5K_AR5212_CFG) & AR5K_AR5212_CFG_EEBS ?
AH_TRUE : AH_FALSE);
}
int
ar5k_ar5212_eeprom_read(struct ath_hal *hal, u_int32_t offset, u_int16_t *data)
{
u_int32_t status, i;
/*
* Initialize EEPROM access
*/
AR5K_REG_WRITE(AR5K_AR5212_EEPROM_BASE, (u_int8_t)offset);
AR5K_REG_ENABLE_BITS(AR5K_AR5212_EEPROM_CMD,
AR5K_AR5212_EEPROM_CMD_READ);
for (i = AR5K_TUNE_REGISTER_TIMEOUT; i > 0; i--) {
status = AR5K_REG_READ(AR5K_AR5212_EEPROM_STATUS);
if (status & AR5K_AR5212_EEPROM_STAT_RDDONE) {
if (status & AR5K_AR5212_EEPROM_STAT_RDERR)
return (EIO);
*data = (u_int16_t)
(AR5K_REG_READ(AR5K_AR5212_EEPROM_DATA) & 0xffff);
return (0);
}
AR5K_DELAY(15);
}
return (ETIMEDOUT);
}
int
ar5k_ar5212_eeprom_write(struct ath_hal *hal, u_int32_t offset, u_int16_t data)
{
u_int32_t status, timeout;
/* Enable eeprom access */
AR5K_REG_ENABLE_BITS(AR5K_AR5212_EEPROM_CMD,
AR5K_AR5212_EEPROM_CMD_RESET);
AR5K_REG_ENABLE_BITS(AR5K_AR5212_EEPROM_CMD,
AR5K_AR5212_EEPROM_CMD_WRITE);
/*
* Prime write pump
*/
AR5K_REG_WRITE(AR5K_AR5212_EEPROM_BASE, (u_int8_t)offset - 1);
for (timeout = 10000; timeout > 0; timeout--) {
AR5K_DELAY(1);
status = AR5K_REG_READ(AR5K_AR5212_EEPROM_STATUS);
if (status & AR5K_AR5212_EEPROM_STAT_WRDONE) {
if (status & AR5K_AR5212_EEPROM_STAT_WRERR)
return (EIO);
return (0);
}
}
return (ETIMEDOUT);
}
/*
* TX power setup
*/
HAL_BOOL
ar5k_ar5212_txpower(struct ath_hal *hal, HAL_CHANNEL *channel, u_int txpower)
{
HAL_BOOL tpc = hal->ah_txpower.txp_tpc;
int i;
if (txpower > AR5K_TUNE_MAX_TXPOWER) {
AR5K_PRINTF("invalid tx power: %u\n", txpower);
return (AH_FALSE);
}
/* Reset TX power values */
bzero(&hal->ah_txpower, sizeof(hal->ah_txpower));
hal->ah_txpower.txp_tpc = tpc;
/* Initialize TX power table */
ar5k_txpower_table(hal, channel, txpower);
/*
* Write TX power values
*/
for (i = 0; i < (AR5K_EEPROM_POWER_TABLE_SIZE / 2); i++) {
AR5K_REG_WRITE(AR5K_AR5212_PHY_PCDAC_TXPOWER(i),
((((hal->ah_txpower.txp_pcdac[(i << 1) + 1] << 8) | 0xff) &
0xffff) << 16) | (((hal->ah_txpower.txp_pcdac[i << 1] << 8)
| 0xff) & 0xffff));
}
AR5K_REG_WRITE(AR5K_AR5212_PHY_TXPOWER_RATE1,
AR5K_TXPOWER_OFDM(3, 24) | AR5K_TXPOWER_OFDM(2, 16)
| AR5K_TXPOWER_OFDM(1, 8) | AR5K_TXPOWER_OFDM(0, 0));
AR5K_REG_WRITE(AR5K_AR5212_PHY_TXPOWER_RATE2,
AR5K_TXPOWER_OFDM(7, 24) | AR5K_TXPOWER_OFDM(6, 16)
| AR5K_TXPOWER_OFDM(5, 8) | AR5K_TXPOWER_OFDM(4, 0));
AR5K_REG_WRITE(AR5K_AR5212_PHY_TXPOWER_RATE3,
AR5K_TXPOWER_CCK(10, 24) | AR5K_TXPOWER_CCK(9, 16)
| AR5K_TXPOWER_CCK(15, 8) | AR5K_TXPOWER_CCK(8, 0));
AR5K_REG_WRITE(AR5K_AR5212_PHY_TXPOWER_RATE4,
AR5K_TXPOWER_CCK(14, 24) | AR5K_TXPOWER_CCK(13, 16)
| AR5K_TXPOWER_CCK(12, 8) | AR5K_TXPOWER_CCK(11, 0));
if (hal->ah_txpower.txp_tpc == AH_TRUE) {
AR5K_REG_WRITE(AR5K_AR5212_PHY_TXPOWER_RATE_MAX,
AR5K_AR5212_PHY_TXPOWER_RATE_MAX_TPC_ENABLE |
AR5K_TUNE_MAX_TXPOWER);
} else {
AR5K_REG_WRITE(AR5K_AR5212_PHY_TXPOWER_RATE_MAX,
AR5K_AR5212_PHY_TXPOWER_RATE_MAX |
AR5K_TUNE_MAX_TXPOWER);
}
return (AH_TRUE);
}
HAL_BOOL
ar5k_ar5212_set_txpower_limit(struct ath_hal *hal, u_int power)
{
HAL_CHANNEL *channel = &hal->ah_current_channel;
AR5K_PRINTF("changing txpower to %d\n", power);
return (ar5k_ar5212_txpower(hal, channel, power));
}
![[BACK]](/icons/back.gif){kind=icon}
Return to ar5212.c CVS log ![[TXT]](/icons/text.gif){kind=icon}
![[DIR]](/icons/dir.gif){kind=icon}
Up to [local] / sys / dev / ic