File: [local] / sys / dev / cardbus / if_dc_cardbus.c (download)
Revision 1.1.1.1 (vendor branch), Tue Mar 4 16:14:08 2008 UTC (16 years, 6 months ago) by nbrk
Branch: OPENBSD_4_2_BASE, MAIN
CVS Tags: jornada-partial-support-wip, HEAD Changes since 1.1: +0 -0 lines
Import of OpenBSD 4.2 release kernel tree with initial code to support
Jornada 720/728, StrongARM 1110-based handheld PC.
At this point kernel roots on NFS and boots into vfs_mountroot() and traps.
What is supported:
- glass console, Jornada framebuffer (jfb) works in 16bpp direct color mode
(needs some palette tweaks for non black/white/blue colors, i think)
- saic, SA11x0 interrupt controller (needs cleanup)
- sacom, SA11x0 UART (supported only as boot console for now)
- SA11x0 GPIO controller fully supported (but can't handle multiple interrupt
handlers on one gpio pin)
- sassp, SSP port on SA11x0 that attaches spibus
- Jornada microcontroller (jmcu) to control kbd, battery, etc throught
the SPI bus (wskbd attaches on jmcu, but not tested)
- tod functions seem work
- initial code for SA-1111 (chip companion) : this is TODO
Next important steps, i think:
- gpio and intc on sa1111
- pcmcia support for sa11x0 (and sa1111 help logic)
- REAL root on nfs when we have PCMCIA support (we may use any of supported pccard NICs)
- root on wd0! (using already supported PCMCIA-ATA)
|
/* $OpenBSD: if_dc_cardbus.c,v 1.24 2007/05/08 00:04:47 deraadt Exp $ */
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/mbuf.h>
#include <sys/socket.h>
#include <sys/ioctl.h>
#include <sys/errno.h>
#include <sys/malloc.h>
#include <sys/kernel.h>
#include <sys/proc.h>
#include <sys/device.h>
#include <net/if.h>
#include <net/if_dl.h>
#include <net/if_types.h>
#include <net/if_media.h>
#include <netinet/in.h>
#include <netinet/if_ether.h>
#include <dev/mii/mii.h>
#include <dev/mii/miivar.h>
#include <machine/bus.h>
#include <dev/pci/pcivar.h>
#include <dev/pci/pcireg.h>
#include <dev/pci/pcidevs.h>
#include <dev/cardbus/cardbusvar.h>
#include <dev/ic/dcreg.h>
/* PCI configuration regs */
#define PCI_CBIO 0x10
#define PCI_CBMEM 0x14
#define PCI_CFDA 0x40
#define DC_CFDA_SUSPEND 0x80000000
#define DC_CFDA_STANDBY 0x40000000
struct dc_cardbus_softc {
struct dc_softc sc_dc;
int sc_intrline;
cardbus_devfunc_t sc_ct;
cardbustag_t sc_tag;
bus_size_t sc_mapsize;
int sc_actype;
};
int dc_cardbus_match(struct device *, void *, void *);
void dc_cardbus_attach(struct device *, struct device *,void *);
int dc_cardbus_detach(struct device *, int);
void dc_cardbus_setup(struct dc_cardbus_softc *csc);
struct cfattach dc_cardbus_ca = {
sizeof(struct dc_cardbus_softc), dc_cardbus_match, dc_cardbus_attach,
dc_cardbus_detach
};
const struct cardbus_matchid dc_cardbus_devices[] = {
{ PCI_VENDOR_DEC, PCI_PRODUCT_DEC_21142 },
{ PCI_VENDOR_XIRCOM, PCI_PRODUCT_XIRCOM_X3201_3_21143 },
{ PCI_VENDOR_ADMTEK, PCI_PRODUCT_ADMTEK_AN985 },
{ PCI_VENDOR_ACCTON, PCI_PRODUCT_ACCTON_EN2242 },
{ PCI_VENDOR_ABOCOM, PCI_PRODUCT_ABOCOM_FE2500 },
{ PCI_VENDOR_ABOCOM, PCI_PRODUCT_ABOCOM_FE2500MX },
{ PCI_VENDOR_ABOCOM, PCI_PRODUCT_ABOCOM_PCM200 },
{ PCI_VENDOR_DLINK, PCI_PRODUCT_DLINK_DRP32TXD },
{ PCI_VENDOR_LINKSYS, PCI_PRODUCT_LINKSYS_PCMPC200 },
{ PCI_VENDOR_LINKSYS, PCI_PRODUCT_LINKSYS_PCM200 },
{ PCI_VENDOR_HAWKING, PCI_PRODUCT_HAWKING_PN672TX },
{ PCI_VENDOR_MICROSOFT, PCI_PRODUCT_MICROSOFT_MN120 },
};
int
dc_cardbus_match(parent, match, aux)
struct device *parent;
void *match, *aux;
{
return (cardbus_matchbyid((struct cardbus_attach_args *)aux,
dc_cardbus_devices,
sizeof(dc_cardbus_devices)/sizeof(dc_cardbus_devices[0])));
}
void
dc_cardbus_attach(parent, self, aux)
struct device *parent, *self;
void *aux;
{
struct dc_cardbus_softc *csc = (struct dc_cardbus_softc *)self;
struct dc_softc *sc = &csc->sc_dc;
struct cardbus_attach_args *ca = aux;
struct cardbus_devfunc *ct = ca->ca_ct;
cardbus_chipset_tag_t cc = ct->ct_cc;
cardbus_function_tag_t cf = ct->ct_cf;
cardbusreg_t reg;
bus_addr_t addr;
sc->sc_dmat = ca->ca_dmat;
csc->sc_ct = ct;
csc->sc_tag = ca->ca_tag;
Cardbus_function_enable(ct);
if (Cardbus_mapreg_map(ct, PCI_CBIO,
PCI_MAPREG_TYPE_IO, 0, &sc->dc_btag, &sc->dc_bhandle, &addr,
&csc->sc_mapsize) == 0) {
csc->sc_actype = CARDBUS_IO_ENABLE;
} else if (Cardbus_mapreg_map(ct, PCI_CBMEM,
PCI_MAPREG_TYPE_MEM|PCI_MAPREG_MEM_TYPE_32BIT, 0,
&sc->dc_btag, &sc->dc_bhandle, &addr, &csc->sc_mapsize) == 0) {
csc->sc_actype = CARDBUS_MEM_ENABLE;
} else {
printf(": can\'t map device registers\n");
return;
}
csc->sc_intrline = ca->ca_intrline;
sc->dc_cachesize = cardbus_conf_read(cc, cf, ca->ca_tag, DC_PCI_CFLT)
& 0xFF;
dc_cardbus_setup(csc);
/* Get the eeprom width, but XIRCOM has no eeprom */
if (!(PCI_VENDOR(ca->ca_id) == PCI_VENDOR_XIRCOM &&
PCI_PRODUCT(ca->ca_id) == PCI_PRODUCT_XIRCOM_X3201_3_21143))
dc_eeprom_width(sc);
switch (PCI_VENDOR(ca->ca_id)) {
case PCI_VENDOR_DEC:
if (PCI_PRODUCT(ca->ca_id) == PCI_PRODUCT_DEC_21142) {
sc->dc_type = DC_TYPE_21143;
sc->dc_flags |= DC_TX_POLL|DC_TX_USE_TX_INTR;
sc->dc_flags |= DC_REDUCED_MII_POLL;
dc_read_srom(sc, sc->dc_romwidth);
dc_parse_21143_srom(sc);
}
break;
case PCI_VENDOR_XIRCOM:
if (PCI_PRODUCT(ca->ca_id) ==
PCI_PRODUCT_XIRCOM_X3201_3_21143) {
sc->dc_type = DC_TYPE_XIRCOM;
sc->dc_flags |= DC_TX_INTR_ALWAYS|DC_TX_COALESCE |
DC_TX_ALIGN;
sc->dc_pmode = DC_PMODE_MII;
bcopy(ca->ca_cis.funce.network.netid,
&sc->sc_arpcom.ac_enaddr,
sizeof sc->sc_arpcom.ac_enaddr);
}
break;
case PCI_VENDOR_ADMTEK:
case PCI_VENDOR_ACCTON:
case PCI_VENDOR_ABOCOM:
case PCI_VENDOR_DLINK:
case PCI_VENDOR_LINKSYS:
case PCI_VENDOR_HAWKING:
case PCI_VENDOR_MICROSOFT:
if (PCI_PRODUCT(ca->ca_id) == PCI_PRODUCT_ADMTEK_AN985 ||
PCI_PRODUCT(ca->ca_id) == PCI_PRODUCT_ACCTON_EN2242 ||
PCI_PRODUCT(ca->ca_id) == PCI_PRODUCT_ABOCOM_FE2500 ||
PCI_PRODUCT(ca->ca_id) == PCI_PRODUCT_ABOCOM_FE2500MX ||
PCI_PRODUCT(ca->ca_id) == PCI_PRODUCT_ABOCOM_PCM200 ||
PCI_PRODUCT(ca->ca_id) == PCI_PRODUCT_DLINK_DRP32TXD ||
PCI_PRODUCT(ca->ca_id) == PCI_PRODUCT_LINKSYS_PCMPC200 ||
PCI_PRODUCT(ca->ca_id) == PCI_PRODUCT_LINKSYS_PCM200 ||
PCI_PRODUCT(ca->ca_id) == PCI_PRODUCT_HAWKING_PN672TX ||
PCI_PRODUCT(ca->ca_id) == PCI_PRODUCT_MICROSOFT_MN120) {
sc->dc_type = DC_TYPE_AN983;
sc->dc_flags |= DC_TX_USE_TX_INTR|DC_TX_ADMTEK_WAR |
DC_64BIT_HASH;
sc->dc_pmode = DC_PMODE_MII;
/* Don't read SROM for - auto-loaded on reset */
}
break;
default:
printf(": unknown device\n");
return;
}
/*
* set latency timer, do we really need this?
*/
reg = cardbus_conf_read(cc, cf, ca->ca_tag, PCI_BHLC_REG);
if (PCI_LATTIMER(reg) < 0x20) {
reg &= ~(PCI_LATTIMER_MASK << PCI_LATTIMER_SHIFT);
reg |= (0x20 << PCI_LATTIMER_SHIFT);
cardbus_conf_write(cc, cf, ca->ca_tag, PCI_BHLC_REG, reg);
}
sc->sc_ih = cardbus_intr_establish(cc, cf, ca->ca_intrline, IPL_NET,
dc_intr, csc, sc->sc_dev.dv_xname);
if (sc->sc_ih == NULL) {
printf(": can't establish interrupt at %d\n",
ca->ca_intrline);
return;
} else
printf(" irq %d", ca->ca_intrline);
dc_reset(sc);
sc->dc_revision = PCI_REVISION(ca->ca_class);
dc_attach(sc);
}
int
dc_detach(sc)
struct dc_softc *sc;
{
struct ifnet *ifp = &sc->sc_arpcom.ac_if;
if (LIST_FIRST(&sc->sc_mii.mii_phys) != NULL)
mii_detach(&sc->sc_mii, MII_PHY_ANY, MII_OFFSET_ANY);
if (sc->dc_srom)
free(sc->dc_srom, M_DEVBUF);
timeout_del(&sc->dc_tick_tmo);
ether_ifdetach(ifp);
if_detach(ifp);
if (sc->sc_dhook != NULL)
shutdownhook_disestablish(sc->sc_dhook);
if (sc->sc_pwrhook != NULL)
powerhook_disestablish(sc->sc_pwrhook);
return (0);
}
int
dc_cardbus_detach(self, flags)
struct device *self;
int flags;
{
struct dc_cardbus_softc *csc = (struct dc_cardbus_softc *)self;
struct dc_softc *sc = &csc->sc_dc;
struct cardbus_devfunc *ct = csc->sc_ct;
int rv = 0;
rv = dc_detach(sc);
if (rv)
return (rv);
cardbus_intr_disestablish(ct->ct_cc, ct->ct_cf, sc->sc_ih);
/* unmap cardbus resources */
Cardbus_mapreg_unmap(ct,
csc->sc_actype == CARDBUS_IO_ENABLE ? PCI_CBIO : PCI_CBMEM,
sc->dc_btag, sc->dc_bhandle, csc->sc_mapsize);
return (rv);
}
void
dc_cardbus_setup(csc)
struct dc_cardbus_softc *csc;
{
cardbus_devfunc_t ct = csc->sc_ct;
cardbus_chipset_tag_t cc = ct->ct_cc;
cardbus_function_tag_t cf = ct->ct_cf;
cardbusreg_t reg;
int r;
/* wakeup the card if needed */
reg = cardbus_conf_read(cc, cf, csc->sc_tag, PCI_CFDA);
if (reg | (DC_CFDA_SUSPEND|DC_CFDA_STANDBY)) {
cardbus_conf_write(cc, cf, csc->sc_tag, PCI_CFDA,
reg & ~(DC_CFDA_SUSPEND|DC_CFDA_STANDBY));
}
if (cardbus_get_capability(cc, cf, csc->sc_tag, PCI_CAP_PWRMGMT, &r,
0)) {
r = cardbus_conf_read(cc, cf, csc->sc_tag, r + 4) & 3;
if (r) {
printf("%s: awakening from state D%d\n",
csc->sc_dc.sc_dev.dv_xname, r);
cardbus_conf_write(cc, cf, csc->sc_tag, r + 4, 0);
}
}
(*ct->ct_cf->cardbus_ctrl)(cc, csc->sc_actype);
(*ct->ct_cf->cardbus_ctrl)(cc, CARDBUS_BM_ENABLE);
reg = cardbus_conf_read(cc, cf, csc->sc_tag, PCI_COMMAND_STATUS_REG);
reg |= PCI_COMMAND_IO_ENABLE | PCI_COMMAND_MEM_ENABLE |
PCI_COMMAND_MASTER_ENABLE;
cardbus_conf_write(cc, cf, csc->sc_tag, PCI_COMMAND_STATUS_REG, reg);
reg = cardbus_conf_read(cc, cf, csc->sc_tag, PCI_COMMAND_STATUS_REG);
}