![]() ![]() | ![]() |
File: [local] / sys / arch / sh / include / bscreg.h (download)
Revision 1.1.1.1 (vendor branch), Tue Mar 4 16:08:57 2008 UTC (16 years, 5 months ago) by nbrk
Import of OpenBSD 4.2 release kernel tree with initial code to support Jornada 720/728, StrongARM 1110-based handheld PC. At this point kernel roots on NFS and boots into vfs_mountroot() and traps. What is supported: - glass console, Jornada framebuffer (jfb) works in 16bpp direct color mode (needs some palette tweaks for non black/white/blue colors, i think) - saic, SA11x0 interrupt controller (needs cleanup) - sacom, SA11x0 UART (supported only as boot console for now) - SA11x0 GPIO controller fully supported (but can't handle multiple interrupt handlers on one gpio pin) - sassp, SSP port on SA11x0 that attaches spibus - Jornada microcontroller (jmcu) to control kbd, battery, etc throught the SPI bus (wskbd attaches on jmcu, but not tested) - tod functions seem work - initial code for SA-1111 (chip companion) : this is TODO Next important steps, i think: - gpio and intc on sa1111 - pcmcia support for sa11x0 (and sa1111 help logic) - REAL root on nfs when we have PCMCIA support (we may use any of supported pccard NICs) - root on wd0! (using already supported PCMCIA-ATA) |
/* $OpenBSD: bscreg.h,v 1.1.1.1 2006/10/06 21:02:55 miod Exp $ */ /* $NetBSD: bscreg.h,v 1.6 2005/12/11 12:18:58 christos Exp $ */ /*- * Copyright (C) 1999 SAITOH Masanobu. All rights reserved. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * 1. Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * 2. Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in the * documentation and/or other materials provided with the distribution. * 3. The name of the author may not be used to endorse or promote products * derived from this software without specific prior written permission. * * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ #ifndef _SH_BSCREG_H_ #define _SH_BSCREG_H_ #include <sh/devreg.h> /* * Bus State Controller */ #define SH3_BCR1 0xffffff60 /* 16bit */ #define SH3_BCR2 0xffffff62 /* 16bit */ #define SH3_WCR1 0xffffff64 /* 16bit */ #define SH3_WCR2 0xffffff66 /* 16bit */ #define SH3_MCR 0xffffff68 /* 16bit */ #define SH3_DCR 0xffffff6a /* 16bit */ #define SH3_PCR 0xffffff6c /* 16bit */ #define SH3_RTCSR 0xffffff6e /* 16bit */ #define SH3_RTCNT 0xffffff70 /* 16bit */ #define SH3_RTCOR 0xffffff72 /* 16bit */ #define SH3_RFCR 0xffffff74 /* 16bit */ #define SH3_BCR3 0xffffff7e /* 16bit */ #define SH4_BCR1 0xff800000 /* 32bit */ #define SH4_BCR2 0xff800004 /* 16bit */ #define SH4_WCR1 0xff800008 /* 32bit */ #define SH4_WCR2 0xff80000c /* 32bit */ #define SH4_WCR3 0xff800010 /* 32bit */ #define SH4_MCR 0xff800014 /* 32bit */ #define SH4_PCR 0xff800018 /* 16bit */ #define SH4_RTCSR 0xff80001c /* 16bit */ #define SH4_RTCNT 0xff800020 /* 16bit */ #define SH4_RTCOR 0xff800024 /* 16bit */ #define SH4_RFCR 0xff800028 /* 16bit */ #define SH4_BCR3 0xff800050 /* 16bit: SH7751R */ #define SH4_BCR4 0xfe0a00f0 /* 32bit: SH7751R */ #define BCR1_MASTER (1 << 30) #define BCR1_BREQEN (1 << 19) #define BCR2_PORTEN (1 << 0) #endif /* !_SH_BSCREG_H_ */