Annotation of sys/arch/mips64/include/regdef.h, Revision 1.1.1.1
1.1 nbrk 1: /* $OpenBSD: regdef.h,v 1.3 2005/08/07 07:29:44 miod Exp $ */
2:
3: /*
4: * Copyright (c) 1992, 1993
5: * The Regents of the University of California. All rights reserved.
6: *
7: * This code is derived from software contributed to Berkeley by
8: * Ralph Campbell. This file is derived from the MIPS RISC
9: * Architecture book by Gerry Kane.
10: *
11: * Redistribution and use in source and binary forms, with or without
12: * modification, are permitted provided that the following conditions
13: * are met:
14: * 1. Redistributions of source code must retain the above copyright
15: * notice, this list of conditions and the following disclaimer.
16: * 2. Redistributions in binary form must reproduce the above copyright
17: * notice, this list of conditions and the following disclaimer in the
18: * documentation and/or other materials provided with the distribution.
19: * 3. Neither the name of the University nor the names of its contributors
20: * may be used to endorse or promote products derived from this software
21: * without specific prior written permission.
22: *
23: * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
24: * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
25: * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
26: * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
27: * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
28: * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
29: * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
30: * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
31: * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
32: * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
33: * SUCH DAMAGE.
34: *
35: * @(#)regdef.h 8.1 (Berkeley) 6/10/93
36: */
37: #ifndef _MIPS_REGDEF_H_
38: #define _MIPS_REGDEF_H_
39:
40: #define zero $0 /* always zero */
41: #define AT $at /* assembler temp */
42: #define v0 $2 /* return value */
43: #define v1 $3
44: #define a0 $4 /* argument registers */
45: #define a1 $5
46: #define a2 $6
47: #define a3 $7
48: #if defined(__mips_n32) || defined(__mips_n64)
49: #define a4 $8 /* expanded register arguments */
50: #define a5 $9
51: #define a6 $10
52: #define a7 $11
53: #define ta0 $8 /* alias */
54: #define ta1 $9
55: #define ta2 $10
56: #define ta3 $11
57: #define t0 $12 /* temp registers (not saved across subroutine calls) */
58: #define t1 $13
59: #define t2 $14
60: #define t3 $15
61: #else
62: #define t0 $8 /* temp registers (not saved across subroutine calls) */
63: #define t1 $9
64: #define t2 $10
65: #define t3 $11
66: #define t4 $12
67: #define t5 $13
68: #define t6 $14
69: #define t7 $15
70: #define ta0 $12 /* alias */
71: #define ta1 $13
72: #define ta2 $14
73: #define ta3 $15
74: #endif
75: #define s0 $16 /* saved across subroutine calls (callee saved) */
76: #define s1 $17
77: #define s2 $18
78: #define s3 $19
79: #define s4 $20
80: #define s5 $21
81: #define s6 $22
82: #define s7 $23
83: #define t8 $24 /* two more temp registers */
84: #define t9 $25
85: #define k0 $26 /* kernel temporary */
86: #define k1 $27
87: #define gp $28 /* global pointer */
88: #define sp $29 /* stack pointer */
89: #define s8 $30 /* one more callee saved */
90: #define ra $31 /* return address */
91:
92: #endif /* !_MIPS_REGDEF_H_ */
CVSweb