![]() ![]() | ![]() |
File: [local] / sys / arch / mips64 / include / frame.h (download)
Revision 1.1.1.1 (vendor branch), Tue Mar 4 16:07:31 2008 UTC (16 years, 5 months ago) by nbrk
Import of OpenBSD 4.2 release kernel tree with initial code to support Jornada 720/728, StrongARM 1110-based handheld PC. At this point kernel roots on NFS and boots into vfs_mountroot() and traps. What is supported: - glass console, Jornada framebuffer (jfb) works in 16bpp direct color mode (needs some palette tweaks for non black/white/blue colors, i think) - saic, SA11x0 interrupt controller (needs cleanup) - sacom, SA11x0 UART (supported only as boot console for now) - SA11x0 GPIO controller fully supported (but can't handle multiple interrupt handlers on one gpio pin) - sassp, SSP port on SA11x0 that attaches spibus - Jornada microcontroller (jmcu) to control kbd, battery, etc throught the SPI bus (wskbd attaches on jmcu, but not tested) - tod functions seem work - initial code for SA-1111 (chip companion) : this is TODO Next important steps, i think: - gpio and intc on sa1111 - pcmcia support for sa11x0 (and sa1111 help logic) - REAL root on nfs when we have PCMCIA support (we may use any of supported pccard NICs) - root on wd0! (using already supported PCMCIA-ATA) |
/* $OpenBSD: frame.h,v 1.4 2004/09/27 17:42:23 pefo Exp $ */ /* * Copyright (c) 1998-2003 Opsycon AB (www.opsycon.se) * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * 1. Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * 2. Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in the * documentation and/or other materials provided with the distribution. * * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF * SUCH DAMAGE. * */ #ifndef _MIPS64_FRAME_H_ #define _MIPS64_FRAME_H_ /* * The layout of this *must* match with regnum.h or bad things * will happen. libc setjmp/longjmp depends on this as well. */ struct trap_frame { register_t zero; register_t ast; register_t v0; register_t v1; register_t a0; register_t a1; register_t a2; register_t a3; register_t t0; register_t t1; register_t t2; register_t t3; #define a4 t0 #define a5 t1 #define a6 t2 #define a7 t3 register_t t4; register_t t5; register_t t6; register_t t7; register_t s0; register_t s1; register_t s2; register_t s3; register_t s4; register_t s5; register_t s6; register_t s7; register_t t8; register_t t9; register_t k0; register_t k1; register_t gp; register_t sp; register_t s8; register_t ra; register_t sr; register_t mullo; register_t mulhi; register_t badvaddr; register_t cause; register_t pc; register_t ic; register_t cpl; /* From here and on, only saved user processes. */ f_register_t f0; f_register_t f1; f_register_t f2; f_register_t f3; f_register_t f4; f_register_t f5; f_register_t f6; f_register_t f7; f_register_t f8; f_register_t f9; f_register_t f10; f_register_t f11; f_register_t f12; f_register_t f13; f_register_t f14; f_register_t f15; f_register_t f16; f_register_t f17; f_register_t f18; f_register_t f19; f_register_t f20; f_register_t f21; f_register_t f22; f_register_t f23; f_register_t f24; f_register_t f25; f_register_t f26; f_register_t f27; f_register_t f28; f_register_t f29; f_register_t f30; f_register_t f31; register_t fsr; }; #endif /* !_MIPS64_FRAME_H_ */