Annotation of sys/arch/mips64/include/exception.h, Revision 1.1.1.1
1.1 nbrk 1: /* $OpenBSD: exception.h,v 1.5 2007/04/24 16:47:34 miod Exp $ */
2:
3: /*
4: * Copyright (c) 1998-2003 Opsycon AB (www.opsycon.se)
5: *
6: * Redistribution and use in source and binary forms, with or without
7: * modification, are permitted provided that the following conditions
8: * are met:
9: * 1. Redistributions of source code must retain the above copyright
10: * notice, this list of conditions and the following disclaimer.
11: * 2. Redistributions in binary form must reproduce the above copyright
12: * notice, this list of conditions and the following disclaimer in the
13: * documentation and/or other materials provided with the distribution.
14: *
15: * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS
16: * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
17: * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18: * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
19: * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20: * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21: * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22: * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23: * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24: * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25: * SUCH DAMAGE.
26: *
27: */
28:
29: /*
30: * Definitions for exception processing.
31: */
32:
33: #ifndef _MIPS_EXCEPTION_H_
34: #define _MIPS_EXCEPTION_H_
35:
36: /*
37: * Exception codes.
38: */
39:
40: #define EX_INT 0 /* Interrupt */
41: #define EX_MOD 1 /* TLB Modification */
42: #define EX_TLBL 2 /* TLB exception, load or i-fetch */
43: #define EX_TLBS 3 /* TLB exception, store */
44: #define EX_ADEL 4 /* Address error exception, load or i-fetch */
45: #define EX_ADES 5 /* Address error exception, store */
46: #define EX_IBE 6 /* Bus error exception, i-fetch */
47: #define EX_DBE 7 /* Bus error exception, data reference */
48: #define EX_SYS 8 /* Syscall exception */
49: #define EX_BP 9 /* Breakpoint exception */
50: #define EX_RI 10 /* Reserved instruction exception */
51: #define EX_CPU 11 /* Coprocessor unusable exception */
52: #define EX_OV 12 /* Arithmetic overflow exception */
53: #define EX_TR 13 /* Trap exception */
54: #define EX_VCEI 14 /* Virtual coherency exception instruction */
55: #define EX_FPE 15 /* Floating point exception */
56: #define EX_WATCH 23 /* Reference to watch/hi/watch/lo address */
57: #define EX_VCED 31 /* Virtual coherency exception data */
58:
59: #define EX_U 32 /* Exception from user mode (SW flag) */
60:
61: #if defined(DDB) || defined(DEBUG)
62: #define EX_SIZE 10
63: struct ex_debug {
64: u_int ex_status;
65: u_int ex_cause;
66: u_int ex_badaddr;
67: u_int ex_pc;
68: u_int ex_ra;
69: u_int ex_sp;
70: u_int ex_code;
71: } ex_debug[EX_SIZE], *exp = ex_debug;
72:
73: #endif
74: #endif /* !_MIPS_EXCEPTION_H_ */
CVSweb