File: [local] / sys / arch / macppc / dev / piic.c (download)
Revision 1.1.1.1 (vendor branch), Tue Mar 4 16:07:27 2008 UTC (16 years, 5 months ago) by nbrk
Branch: OPENBSD_4_2_BASE, MAIN
CVS Tags: jornada-partial-support-wip, HEAD Changes since 1.1: +0 -0 lines
Import of OpenBSD 4.2 release kernel tree with initial code to support
Jornada 720/728, StrongARM 1110-based handheld PC.
At this point kernel roots on NFS and boots into vfs_mountroot() and traps.
What is supported:
- glass console, Jornada framebuffer (jfb) works in 16bpp direct color mode
(needs some palette tweaks for non black/white/blue colors, i think)
- saic, SA11x0 interrupt controller (needs cleanup)
- sacom, SA11x0 UART (supported only as boot console for now)
- SA11x0 GPIO controller fully supported (but can't handle multiple interrupt
handlers on one gpio pin)
- sassp, SSP port on SA11x0 that attaches spibus
- Jornada microcontroller (jmcu) to control kbd, battery, etc throught
the SPI bus (wskbd attaches on jmcu, but not tested)
- tod functions seem work
- initial code for SA-1111 (chip companion) : this is TODO
Next important steps, i think:
- gpio and intc on sa1111
- pcmcia support for sa11x0 (and sa1111 help logic)
- REAL root on nfs when we have PCMCIA support (we may use any of supported pccard NICs)
- root on wd0! (using already supported PCMCIA-ATA)
|
/* $OpenBSD: piic.c,v 1.2 2007/05/20 23:38:52 thib Exp $ */
/*
* Copyright (c) 2005 Mark Kettenis
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/rwlock.h>
#include <sys/proc.h>
#include <machine/autoconf.h>
#include <dev/i2c/i2cvar.h>
#include <arch/macppc/dev/maci2cvar.h>
#include <arch/macppc/dev/pm_direct.h>
struct piic_softc {
struct device sc_dev;
struct rwlock sc_buslock;
struct i2c_controller sc_i2c_tag;
};
int piic_match(struct device *, void *, void *);
void piic_attach(struct device *, struct device *, void *);
struct cfattach piic_ca = {
sizeof(struct piic_softc), piic_match, piic_attach
};
struct cfdriver piic_cd = {
NULL, "piic", DV_DULL,
};
int piic_i2c_acquire_bus(void *, int);
void piic_i2c_release_bus(void *, int);
int piic_i2c_exec(void *, i2c_op_t, i2c_addr_t,
const void *, size_t, void *buf, size_t, int);
int
piic_match(struct device *parent, void *cf, void *aux)
{
return (1);
}
void
piic_attach(struct device *parent, struct device *self, void *aux)
{
struct piic_softc *sc = (struct piic_softc *)self;
struct confargs *ca = aux;
struct i2cbus_attach_args iba;
printf("\n");
rw_init(&sc->sc_buslock, sc->sc_dev.dv_xname);
sc->sc_i2c_tag.ic_cookie = sc;
sc->sc_i2c_tag.ic_acquire_bus = piic_i2c_acquire_bus;
sc->sc_i2c_tag.ic_release_bus = piic_i2c_release_bus;
sc->sc_i2c_tag.ic_exec = piic_i2c_exec;
bzero(&iba, sizeof iba);
iba.iba_name = "iic";
iba.iba_tag = &sc->sc_i2c_tag;
iba.iba_bus_scan = maciic_scan;
iba.iba_bus_scan_arg = &ca->ca_node;
config_found(&sc->sc_dev, &iba, NULL);
}
int
piic_i2c_acquire_bus(void *cookie, int flags)
{
struct piic_softc *sc = cookie;
return (rw_enter(&sc->sc_buslock, RW_WRITE));
}
void
piic_i2c_release_bus(void *cookie, int flags)
{
struct piic_softc *sc = cookie;
rw_exit(&sc->sc_buslock);
}
int
piic_i2c_exec(void *cookie, i2c_op_t op, i2c_addr_t addr,
const void *cmdbuf, size_t cmdlen, void *buf, size_t len, int flags)
{
u_int8_t pmu_op = PMU_I2C_NORMAL;
int retries = 10;
PMData p;
if (!I2C_OP_STOP_P(op) || cmdlen > 1 || len > 5)
return (EINVAL);
if (cmdlen == 0)
pmu_op = PMU_I2C_SIMPLE;
else if (I2C_OP_READ_P(op))
pmu_op = PMU_I2C_COMBINED;
p.command = PMU_I2C;
p.num_data = 7 + len;
p.s_buf = p.r_buf = p.data;
p.data[0] = addr >> 7; /* bus number */
p.data[1] = pmu_op;
p.data[2] = 0;
p.data[3] = addr << 1;
p.data[4] = *(u_int8_t *)cmdbuf;
p.data[5] = addr << 1 | I2C_OP_READ_P(op);
p.data[6] = len;
memcpy(&p.data[7], buf, len);
if (pmgrop(&p))
return (EIO);
while (retries--) {
p.command = PMU_I2C;
p.num_data = 1;
p.s_buf = p.r_buf = p.data;
p.data[0] = 0;
if (pmgrop(&p))
return (EIO);
if (p.data[0] == 1)
break;
DELAY(10 * 1000);
}
if (I2C_OP_READ_P(op))
memcpy(buf, &p.data[1], len);
return (0);
}