![]() ![]() | ![]() |
File: [local] / sys / arch / i386 / include / cputypes.h (download)
Revision 1.1.1.1 (vendor branch), Tue Mar 4 16:06:12 2008 UTC (16 years, 3 months ago) by nbrk
Import of OpenBSD 4.2 release kernel tree with initial code to support Jornada 720/728, StrongARM 1110-based handheld PC. At this point kernel roots on NFS and boots into vfs_mountroot() and traps. What is supported: - glass console, Jornada framebuffer (jfb) works in 16bpp direct color mode (needs some palette tweaks for non black/white/blue colors, i think) - saic, SA11x0 interrupt controller (needs cleanup) - sacom, SA11x0 UART (supported only as boot console for now) - SA11x0 GPIO controller fully supported (but can't handle multiple interrupt handlers on one gpio pin) - sassp, SSP port on SA11x0 that attaches spibus - Jornada microcontroller (jmcu) to control kbd, battery, etc throught the SPI bus (wskbd attaches on jmcu, but not tested) - tod functions seem work - initial code for SA-1111 (chip companion) : this is TODO Next important steps, i think: - gpio and intc on sa1111 - pcmcia support for sa11x0 (and sa1111 help logic) - REAL root on nfs when we have PCMCIA support (we may use any of supported pccard NICs) - root on wd0! (using already supported PCMCIA-ATA) |
/* $OpenBSD: cputypes.h,v 1.10 2003/12/29 08:14:18 grange Exp $ */ /* $NetBSD: cputypes.h,v 1.10 1997/10/18 04:51:03 mikel Exp $ */ /* * Copyright (c) 1993 Christopher G. Demetriou * All rights reserved. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * 1. Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * 2. Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in the * documentation and/or other materials provided with the distribution. * 3. The name of the author may not be used to endorse or promote products * derived from this software without specific prior written permission * * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ /* * Classes of Processor */ #define CPUCLASS_386 0 #define CPUCLASS_486 1 #define CPUCLASS_586 2 #define CPUCLASS_686 3 /* * Kinds of Processor. Only the first 7 are used, as they are processors * that might not have a cpuid instruction. */ #define CPU_386SX 0 /* Intel 80386SX */ #define CPU_386 1 /* Intel 80386DX */ #define CPU_486SX 2 /* Intel 80486SX */ #define CPU_486 3 /* Intel 80486DX */ #define CPU_486DLC 4 /* Cyrix 486DLC */ #define CPU_6x86 5 /* Cyrix/IBM 6x86 */ #define CPU_NX586 6 /* NexGen 586 */ #define CPU_586 7 /* Intel P.....m (I hate lawyers; it's TM) */ #define CPU_AM586 8 /* AMD Am486 and Am5x86 */ #define CPU_K5 9 /* AMD K5 */ #define CPU_K6 10 /* NexGen 686 aka AMD K6 */ #define CPU_686 11 /* Intel P.....m Pro */ /* * CPU vendors */ #define CPUVENDOR_UNKNOWN -1 #define CPUVENDOR_INTEL 0 #define CPUVENDOR_CYRIX 1 #define CPUVENDOR_NEXGEN 2 #define CPUVENDOR_AMD 3 #define CPUVENDOR_IDT 4 #define CPUVENDOR_RISE 5 #define CPUVENDOR_TRANSMETA 6 #define CPUVENDOR_NS 7 #define CPUVENDOR_VIA 8 #define CPUVENDOR_SIS 9 /* * Some other defines, dealing with values returned by cpuid. */ #define CPU_MAXMODEL 15 /* Models within family range 0-15 */ #define CPU_DEFMODEL 16 /* Value for unknown model -> default */ #define CPU_MINFAMILY 4 /* Lowest that cpuid can return (486) */ #define CPU_MAXFAMILY 0xf /* Highest we know (686) */