/* $OpenBSD: lapic.c,v 1.17 2007/08/01 13:18:18 martin Exp $ */
/* $NetBSD: lapic.c,v 1.1.2.8 2000/02/23 06:10:50 sommerfeld Exp $ */
/*-
* Copyright (c) 2000 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by RedBack Networks Inc.
*
* Author: Bill Sommerfeld
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the NetBSD
* Foundation, Inc. and its contributors.
* 4. Neither the name of The NetBSD Foundation nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#include <sys/param.h>
#include <sys/proc.h>
#include <sys/user.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/timetc.h>
#include <uvm/uvm_extern.h>
#include <machine/cpu.h>
#include <machine/cpufunc.h>
#include <machine/cpuvar.h>
#include <machine/pmap.h>
#include <machine/vmparam.h>
#include <machine/mpbiosvar.h>
#include <machine/pcb.h>
#include <machine/specialreg.h>
#include <machine/segments.h>
#include <machine/apicvar.h>
#include <machine/i82489reg.h>
#include <machine/i82489var.h>
#include <machine/pctr.h>
#include <dev/ic/i8253reg.h>
struct evcount clk_count;
struct evcount ipi_count;
void lapic_delay(int);
void lapic_microtime(struct timeval *);
static __inline u_int32_t lapic_gettick(void);
void lapic_clockintr(void *);
void lapic_initclocks(void);
void lapic_map(paddr_t);
void
lapic_map(lapic_base)
paddr_t lapic_base;
{
int s;
pt_entry_t *pte;
vaddr_t va = (vaddr_t)&local_apic;
disable_intr();
s = lapic_tpr;
/*
* Map local apic. If we have a local apic, it's safe to assume
* we're on a 486 or better and can use invlpg and non-cacheable PTE's
*
* Whap the PTE "by hand" rather than calling pmap_kenter_pa because
* the latter will attempt to invoke TLB shootdown code just as we
* might have changed the value of cpu_number()..
*/
pte = kvtopte(va);
*pte = lapic_base | PG_RW | PG_V | PG_N;
invlpg(va);
#ifdef MULTIPROCESSOR
cpu_init_first(); /* catch up to changed cpu_number() */
#endif
lapic_tpr = s;
enable_intr();
}
/*
* enable local apic
*/
void
lapic_enable()
{
i82489_writereg(LAPIC_SVR, LAPIC_SVR_ENABLE | LAPIC_SPURIOUS_VECTOR);
}
void
lapic_set_softvectors()
{
idt_vec_set(LAPIC_SOFTCLOCK_VECTOR, Xintrsoftclock);
idt_vec_set(LAPIC_SOFTNET_VECTOR, Xintrsoftnet);
idt_vec_set(LAPIC_SOFTTTY_VECTOR, Xintrsofttty);
idt_vec_set(LAPIC_SOFTAST_VECTOR, Xintrsoftast);
}
void
lapic_set_lvt()
{
struct cpu_info *ci = curcpu();
int i;
struct mp_intr_map *mpi;
#ifdef MULTIPROCESSOR
if (mp_verbose) {
apic_format_redir(ci->ci_dev.dv_xname, "prelint", 0, 0,
i82489_readreg(LAPIC_LVINT0));
apic_format_redir(ci->ci_dev.dv_xname, "prelint", 1, 0,
i82489_readreg(LAPIC_LVINT1));
}
#endif
for (i = 0; i < mp_nintrs; i++) {
mpi = &mp_intrs[i];
if (mpi->ioapic == NULL && (mpi->cpu_id == MPS_ALL_APICS
|| mpi->cpu_id == ci->ci_apicid)) {
#ifdef DIAGNOSTIC
if (mpi->ioapic_pin > 1)
panic("lapic_set_lvt: bad pin value %d",
mpi->ioapic_pin);
#endif
if (mpi->ioapic_pin == 0)
i82489_writereg(LAPIC_LVINT0, mpi->redir);
else
i82489_writereg(LAPIC_LVINT1, mpi->redir);
}
}
#ifdef MULTIPROCESSOR
if (mp_verbose) {
apic_format_redir(ci->ci_dev.dv_xname, "timer", 0, 0,
i82489_readreg(LAPIC_LVTT));
apic_format_redir(ci->ci_dev.dv_xname, "pcint", 0, 0,
i82489_readreg(LAPIC_PCINT));
apic_format_redir(ci->ci_dev.dv_xname, "lint", 0, 0,
i82489_readreg(LAPIC_LVINT0));
apic_format_redir(ci->ci_dev.dv_xname, "lint", 1, 0,
i82489_readreg(LAPIC_LVINT1));
apic_format_redir(ci->ci_dev.dv_xname, "err", 0, 0,
i82489_readreg(LAPIC_LVERR));
}
#endif
}
/*
* Initialize fixed idt vectors for use by local apic.
*/
void
lapic_boot_init(paddr_t lapic_base)
{
static int clk_irq = 0;
static int ipi_irq = 0;
lapic_map(lapic_base);
#ifdef MULTIPROCESSOR
idt_vec_set(LAPIC_IPI_VECTOR, Xintripi);
idt_vec_set(LAPIC_IPI_AST, Xintripi_ast);
idt_vec_set(LAPIC_IPI_INVLTLB, Xintripi_invltlb);
idt_vec_set(LAPIC_IPI_INVLPG, Xintripi_invlpg);
idt_vec_set(LAPIC_IPI_INVLRANGE, Xintripi_invlrange);
#endif
idt_vec_set(LAPIC_SPURIOUS_VECTOR, Xintrspurious);
idt_vec_set(LAPIC_TIMER_VECTOR, Xintrltimer);
evcount_attach(&clk_count, "clock", (void *)&clk_irq, &evcount_intr);
evcount_attach(&ipi_count, "ipi", (void *)&ipi_irq, &evcount_intr);
}
static __inline u_int32_t
lapic_gettick()
{
return (i82489_readreg(LAPIC_CCR_TIMER));
}
#include <sys/kernel.h> /* for hz */
u_int32_t lapic_tval;
/*
* this gets us up to a 4GHz busclock....
*/
u_int32_t lapic_per_second;
u_int32_t lapic_frac_usec_per_cycle;
u_int64_t lapic_frac_cycle_per_usec;
u_int32_t lapic_delaytab[26];
u_int64_t scaled_pentium_mhz;
void
lapic_clockintr(arg)
void *arg;
{
struct cpu_info *ci = curcpu();
struct clockframe *frame = arg;
if (CPU_IS_PRIMARY(ci)) {
ci->ci_tscbase = rdtsc();
i386_broadcast_ipi(I386_IPI_MICROSET);
}
hardclock(frame);
clk_count.ec_count++;
}
void
lapic_initclocks()
{
/*
* Start local apic countdown timer running, in repeated mode.
*
* Mask the clock interrupt and set mode,
* then set divisor,
* then unmask and set the vector.
*/
i82489_writereg(LAPIC_LVTT, LAPIC_LVTT_TM|LAPIC_LVTT_M);
i82489_writereg(LAPIC_DCR_TIMER, LAPIC_DCRT_DIV1);
i82489_writereg(LAPIC_ICR_TIMER, lapic_tval);
i82489_writereg(LAPIC_LVTT, LAPIC_LVTT_TM|LAPIC_TIMER_VECTOR);
}
extern int gettick(void); /* XXX put in header file */
extern void (*initclock_func)(void); /* XXX put in header file */
/*
* Calibrate the local apic count-down timer (which is running at
* bus-clock speed) vs. the i8254 counter/timer (which is running at
* a fixed rate).
*
* The Intel MP spec says: "An MP operating system may use the IRQ8
* real-time clock as a reference to determine the actual APIC timer clock
* speed."
*
* We're actually using the IRQ0 timer. Hmm.
*/
void
lapic_calibrate_timer(struct cpu_info *ci)
{
unsigned int starttick, tick1, tick2, endtick;
unsigned int startapic, apic1, apic2, endapic;
u_int64_t dtick, dapic, tmp;
int i;
char tbuf[9];
if (mp_verbose)
printf("%s: calibrating local timer\n", ci->ci_dev.dv_xname);
/*
* Configure timer to one-shot, interrupt masked,
* large positive number.
*/
i82489_writereg(LAPIC_LVTT, LAPIC_LVTT_M);
i82489_writereg(LAPIC_DCR_TIMER, LAPIC_DCRT_DIV1);
i82489_writereg(LAPIC_ICR_TIMER, 0x80000000);
starttick = gettick();
startapic = lapic_gettick();
DELAY(2); /* using "old" delay here.. */
for (i=0; i<hz; i++) {
do {
tick1 = gettick();
apic1 = lapic_gettick();
} while (tick1 < starttick);
do {
tick2 = gettick();
apic2 = lapic_gettick();
} while (tick2 > starttick);
}
endtick = gettick();
endapic = lapic_gettick();
dtick = hz * TIMER_DIV(hz) + (starttick-endtick);
dapic = startapic-endapic;
/*
* there are TIMER_FREQ ticks per second.
* in dtick ticks, there are dapic bus clocks.
*/
tmp = (TIMER_FREQ * dapic) / dtick;
lapic_per_second = tmp;
#if 0
humanize_number(tbuf, sizeof(tbuf), tmp, "Hz", 1000);
#else /* XXX: from NetBSD sources... sigh. */
{
/* prefixes are: (none), Kilo, Mega, Giga, Tera, Peta, Exa */
static const char prefixes[] = " KMGTPE";
int i;
u_int64_t max;
size_t suffixlen;
if (tbuf == NULL)
goto out;
if (sizeof(tbuf) > 0)
tbuf[0] = '\0';
suffixlen = sizeof "Hz" - 1;
/* check if enough room for `x y' + suffix + `\0' */
if (sizeof(tbuf) < 4 + suffixlen)
goto out;
max = 1;
for (i = 0; i < sizeof(tbuf) - suffixlen - 3; i++)
max *= 10;
for (i = 0; tmp >= max && i < sizeof(prefixes); i++)
tmp /= 1000;
snprintf(tbuf, sizeof(tbuf), "%qu%s%c%s",
(unsigned long long)tmp, i == 0 ? "" : " ", prefixes[i],
"Hz");
out:
;
}
#endif
printf("%s: apic clock running at %s\n", ci->ci_dev.dv_xname, tbuf);
if (lapic_per_second != 0) {
/*
* reprogram the apic timer to run in periodic mode.
* XXX need to program timer on other cpu's, too.
*/
lapic_tval = (lapic_per_second * 2) / hz;
lapic_tval = (lapic_tval / 2) + (lapic_tval & 0x1);
i82489_writereg(LAPIC_LVTT, LAPIC_LVTT_TM | LAPIC_LVTT_M |
LAPIC_TIMER_VECTOR);
i82489_writereg(LAPIC_DCR_TIMER, LAPIC_DCRT_DIV1);
i82489_writereg(LAPIC_ICR_TIMER, lapic_tval);
/*
* Compute fixed-point ratios between cycles and
* microseconds to avoid having to do any division
* in lapic_delay and lapic_microtime.
*/
tmp = (1000000 * (u_int64_t)1 << 32) / lapic_per_second;
lapic_frac_usec_per_cycle = tmp;
tmp = (lapic_per_second * (u_int64_t)1 << 32) / 1000000;
lapic_frac_cycle_per_usec = tmp;
scaled_pentium_mhz = (1ULL << 32) / cpuspeed;
/*
* Compute delay in cycles for likely short delays in usec.
*/
for (i = 0; i < 26; i++)
lapic_delaytab[i] = (lapic_frac_cycle_per_usec * i) >>
32;
/*
* Now that the timer's calibrated, use the apic timer routines
* for all our timing needs..
*/
delay_func = lapic_delay;
initclock_func = lapic_initclocks;
}
}
/*
* delay for N usec.
*/
void
lapic_delay(int usec)
{
int32_t tick, otick;
int64_t deltat; /* XXX may want to be 64bit */
otick = lapic_gettick();
if (usec <= 0)
return;
if (usec <= 25)
deltat = lapic_delaytab[usec];
else
deltat = (lapic_frac_cycle_per_usec * usec) >> 32;
while (deltat > 0) {
tick = lapic_gettick();
if (tick > otick)
deltat -= lapic_tval - (tick - otick);
else
deltat -= otick - tick;
otick = tick;
}
}
#define LAPIC_TICK_THRESH 200
/*
* An IPI handler to record current timer value
*/
void
i386_ipi_microset(struct cpu_info *ci)
{
ci->ci_tscbase = rdtsc();
}
#if 0
/*
* XXX need to make work correctly on other than cpu 0.
*/
void
lapic_microtime(tv)
struct timeval *tv;
{
struct cpu_info *ci = curcpu();
struct timeval now;
u_int64_t tmp;
disable_intr();
now = time;
tmp = rdtsc() - ci->ci_tscbase;
enable_intr();
now.tv_usec += (tmp * scaled_pentium_mhz) >> 32;
while (now.tv_usec >= 1000000) {
now.tv_sec += 1;
now.tv_usec -= 1000000;
}
*tv = now;
}
#endif
/*
* XXX the following belong mostly or partly elsewhere..
*/
int
i386_ipi_init(target)
int target;
{
unsigned j;
if ((target & LAPIC_DEST_MASK) == 0)
i82489_writereg(LAPIC_ICRHI, target << LAPIC_ID_SHIFT);
i82489_writereg(LAPIC_ICRLO, (target & LAPIC_DEST_MASK) |
LAPIC_DLMODE_INIT | LAPIC_LVL_ASSERT );
for (j = 100000; j > 0; j--) {
__asm __volatile("pause": : :"memory");
if ((i82489_readreg(LAPIC_ICRLO) & LAPIC_DLSTAT_BUSY) == 0)
break;
}
delay(10000);
i82489_writereg(LAPIC_ICRLO, (target & LAPIC_DEST_MASK) |
LAPIC_DLMODE_INIT | LAPIC_LVL_TRIG | LAPIC_LVL_DEASSERT);
for (j = 100000; j > 0; j--) {
__asm __volatile("pause": : :"memory");
if ((i82489_readreg(LAPIC_ICRLO) & LAPIC_DLSTAT_BUSY) == 0)
break;
}
return (i82489_readreg(LAPIC_ICRLO) & LAPIC_DLSTAT_BUSY)?EBUSY:0;
}
int
i386_ipi(vec,target,dl)
int vec,target,dl;
{
unsigned j;
if ((target & LAPIC_DEST_MASK) == 0)
i82489_writereg(LAPIC_ICRHI, target << LAPIC_ID_SHIFT);
i82489_writereg(LAPIC_ICRLO,
(target & LAPIC_DEST_MASK) | vec | dl | LAPIC_LVL_ASSERT);
for (j = 100000;
j > 0 && (i82489_readreg(LAPIC_ICRLO) & LAPIC_DLSTAT_BUSY);
j--)
SPINLOCK_SPIN_HOOK;
return (i82489_readreg(LAPIC_ICRLO) & LAPIC_DLSTAT_BUSY) ? EBUSY : 0;
}