[BACK]Return to grf_rbreg.h CVS log [TXT][DIR] Up to [local] / sys / arch / hp300 / stand / include

Annotation of sys/arch/hp300/stand/include/grf_rbreg.h, Revision 1.1.1.1

1.1       nbrk        1: /*     $OpenBSD: grf_rbreg.h,v 1.2 2006/08/17 06:31:10 miod Exp $      */
                      2: /*     $NetBSD: grf_rbreg.h,v 1.4 1994/10/26 07:24:03 cgd Exp $        */
                      3:
                      4: /*
                      5:  * Copyright (c) 1988 University of Utah.
                      6:  * Copyright (c) 1990, 1993
                      7:  *     The Regents of the University of California.  All rights reserved.
                      8:  *
                      9:  * This code is derived from software contributed to Berkeley by
                     10:  * the Systems Programming Group of the University of Utah Computer
                     11:  * Science Department.
                     12:  *
                     13:  * Redistribution and use in source and binary forms, with or without
                     14:  * modification, are permitted provided that the following conditions
                     15:  * are met:
                     16:  * 1. Redistributions of source code must retain the above copyright
                     17:  *    notice, this list of conditions and the following disclaimer.
                     18:  * 2. Redistributions in binary form must reproduce the above copyright
                     19:  *    notice, this list of conditions and the following disclaimer in the
                     20:  *    documentation and/or other materials provided with the distribution.
                     21:  * 3. Neither the name of the University nor the names of its contributors
                     22:  *    may be used to endorse or promote products derived from this software
                     23:  *    without specific prior written permission.
                     24:  *
                     25:  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
                     26:  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
                     27:  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
                     28:  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
                     29:  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
                     30:  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
                     31:  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
                     32:  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
                     33:  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
                     34:  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
                     35:  * SUCH DAMAGE.
                     36:  *
                     37:  * from: Utah $Hdr: grf_rbreg.h 1.9 92/01/21$
                     38:  *
                     39:  *     @(#)grf_rbreg.h 8.1 (Berkeley) 6/10/93
                     40:  */
                     41:
                     42: /*
                     43:  * Map of the Renaissance frame buffer controller chip in memory ...
                     44:  */
                     45:
                     46: #include <hp300/dev/iotypes.h> /* XXX */
                     47:
                     48: #define rb_waitbusy(regaddr) \
                     49:        while (((struct rboxfb *)(regaddr))->wbusy & 0x01) DELAY(100)
                     50:
                     51: #define        CM1RED  ((struct rencm  *)(ip->regbase + 0x6400))
                     52: #define        CM1GRN  ((struct rencm  *)(ip->regbase + 0x6800))
                     53: #define        CM1BLU  ((struct rencm  *)(ip->regbase + 0x6C00))
                     54: #define        CM2RED  ((struct rencm  *)(ip->regbase + 0x7400))
                     55: #define        CM2GRN  ((struct rencm  *)(ip->regbase + 0x7800))
                     56: #define        CM2BLU  ((struct rencm  *)(ip->regbase + 0x7C00))
                     57:
                     58: struct rencm {
                     59:        u_char  :8, :8, :8;
                     60:        vu_char value;
                     61: };
                     62:
                     63: struct rboxfb {
                     64:     u_char     filler1[1];
                     65:     vu_char    reset;                  /* reset register               0x01 */
                     66:     vu_char    fb_address;             /* frame buffer address         0x02 */
                     67:     vu_char    interrupt;              /* interrupt register           0x03 */
                     68:     u_char     filler1a;
                     69:     vu_char    fbwmsb;                 /* frame buffer width MSB       0x05 */
                     70:     u_char     filler1b;
                     71:     vu_char    fbwlsb;                 /* frame buffer width MSB       0x07 */
                     72:     u_char     filler1c;
                     73:     vu_char    fbhmsb;                 /* frame buffer height MSB      0x09 */
                     74:     u_char     filler1d;
                     75:     vu_char    fbhlsb;                 /* frame buffer height MSB      0x0b */
                     76:     u_char     filler1e;
                     77:     vu_char    dwmsb;                  /* display width MSB            0x0d */
                     78:     u_char     filler1f;
                     79:     vu_char    dwlsb;                  /* display width MSB            0x0f */
                     80:     u_char     filler1g;
                     81:     vu_char    dhmsb;                  /* display height MSB           0x11 */
                     82:     u_char     filler1h;
                     83:     vu_char    dhlsb;                  /* display height MSB           0x13 */
                     84:     u_char     filler1i;
                     85:     vu_char    fbid;                   /* frame buffer id              0x15 */
                     86:     u_char     filler1j[0x47];
                     87:     vu_char    fbomsb;                 /* frame buffer offset MSB      0x5d */
                     88:     u_char     filler1k;
                     89:     vu_char    fbolsb;                 /* frame buffer offset LSB      0x5f */
                     90:     u_char     filler2[16359];
                     91:     vu_char    wbusy;                  /* window mover is active     0x4047 */
                     92:     u_char      filler3[0x405b - 0x4048];
                     93:     vu_char    scanbusy;               /* scan converteris active    0x405B */
                     94:     u_char      filler3b[0x4083 - 0x405c];
                     95:     vu_char    video_enable;           /* drive vid. refresh bus     0x4083 */
                     96:     u_char     filler4[3];
                     97:     vu_char    display_enable;         /* enable the display         0x4087 */
                     98:     u_char     filler5[8];
                     99:     vu_int     write_enable;           /* write enable register      0x4090 */
                    100:     u_char     filler6[11];
                    101:     vu_char    wmove;                  /* start window mover         0x409f */
                    102:     u_char     filler7[3];
                    103:     vu_char    blink;                  /* blink register             0x40a3 */
                    104:     u_char     filler8[15];
                    105:     vu_char    fold;                   /* fold  register             0x40b3 */
                    106:     vu_int     opwen;                  /* overlay plane write enable 0x40b4 */
                    107:     u_char     filler9[3];
                    108:     vu_char    tmode;                  /* Tile mode size             0x40bb */
                    109:     u_char     filler9a[3];
                    110:     vu_char    drive;                  /* drive register             0x40bf */
                    111:     u_char     filler10[3];
                    112:     vu_char    vdrive;                 /* vdrive register            0x40c3 */
                    113:     u_char     filler10a[0x40cb-0x40c4];
                    114:     vu_char    zconfig;                /* Z-buffer mode              0x40cb */
                    115:     u_char     filler11a[2];
                    116:     vu_short   tpatt;                  /* Transparency pattern       0x40ce */
                    117:     u_char     filler11b[3];
                    118:     vu_char    dmode;                  /* dither mode                0x40d3 */
                    119:     u_char     filler11c[3];
                    120:     vu_char    en_scan;                /* enable scan board to DTACK 0x40d7 */
                    121:     u_char     filler11d[0x40ef-0x40d8];
                    122:     vu_char    rep_rule;               /* replacement rule           0x40ef */
                    123:     u_char     filler12[2];
                    124:     vu_short   source_x;               /* source x                   0x40f2 */
                    125:     u_char     filler13[2];
                    126:     vu_short   source_y;               /* source y                   0x40f6 */
                    127:     u_char     filler14[2];
                    128:     vu_short   dest_x;                 /* dest x                     0x40fa */
                    129:     u_char     filler15[2];
                    130:     vu_short   dest_y;                 /* dest y                     0x40fe */
                    131:     u_char     filler16[2];
                    132:     vu_short   wwidth;                 /* window width               0x4102 */
                    133:     u_char     filler17[2];
                    134:     vu_short   wheight;                /* window height              0x4106 */
                    135:     u_char     filler18[18];
                    136:     vu_short   patt_x;                 /* pattern x                  0x411a */
                    137:     u_char     filler19[2];
                    138:     vu_short   patt_y;                 /* pattern y                  0x411e */
                    139:     u_char     filler20[0x8012 - 0x4120];
                    140:     vu_short   te_status;              /* transform engine status    0x8012 */
                    141:     u_char     filler21[0x1ffff-0x8014];
                    142: };

CVSweb