Annotation of sys/arch/hp300/dev/dvboxreg.h, Revision 1.1.1.1
1.1 nbrk 1: /* $OpenBSD: dvboxreg.h,v 1.2 2005/01/24 21:36:39 miod Exp $ */
2: /* $NetBSD: grf_dvreg.h,v 1.5 1994/10/26 07:23:50 cgd Exp $ */
3:
4: /*
5: * Copyright (c) 1988 University of Utah.
6: * Copyright (c) 1990, 1993
7: * The Regents of the University of California. All rights reserved.
8: *
9: * This code is derived from software contributed to Berkeley by
10: * the Systems Programming Group of the University of Utah Computer
11: * Science Department.
12: *
13: * Redistribution and use in source and binary forms, with or without
14: * modification, are permitted provided that the following conditions
15: * are met:
16: * 1. Redistributions of source code must retain the above copyright
17: * notice, this list of conditions and the following disclaimer.
18: * 2. Redistributions in binary form must reproduce the above copyright
19: * notice, this list of conditions and the following disclaimer in the
20: * documentation and/or other materials provided with the distribution.
21: * 3. Neither the name of the University nor the names of its contributors
22: * may be used to endorse or promote products derived from this software
23: * without specific prior written permission.
24: *
25: * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
26: * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
27: * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
28: * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
29: * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
30: * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
31: * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
32: * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
33: * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
34: * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
35: * SUCH DAMAGE.
36: *
37: * from: Utah $Hdr: grf_dvreg.h 1.5 92/01/21$
38: *
39: * @(#)grf_dvreg.h 8.1 (Berkeley) 6/10/93
40: */
41:
42: #define db_waitbusy(regaddr) \
43: do { \
44: while (((volatile struct dvboxfb *)(regaddr))->wbusy != 0 || \
45: ((volatile struct dvboxfb *)(regaddr))->as_busy != 0) \
46: DELAY(10); \
47: } while (0)
48:
49: #define DVBOX_DUALROP(rop) ((rop) << 4 | (rop))
50:
51: struct rgb {
52: u_int8_t :8, :8, :8;
53: u_int8_t red;
54: u_int8_t :8, :8, :8;
55: u_int8_t green;
56: u_int8_t :8, :8, :8;
57: u_int8_t blue;
58: };
59:
60: struct dvboxfb {
61: struct diofbreg regs;
62: u_int8_t f2[16359];
63: u_int8_t wbusy; /* Window move in progress 0x4047 */
64: u_int8_t f3[0x405b-0x4047-1];
65: u_int8_t as_busy; /* Scan accessing frame buf. 0x405B */
66: u_int8_t f4[0x4090-0x405b-1];
67: u_int32_t fbwen; /* Frame buffer write enable 0x4090 */
68: u_int8_t f5[0x409f-0x4090-4];
69: u_int8_t wmove; /* Initiate window move. 0x409F */
70: u_int8_t f6[0x40b3-0x409f-1];
71: u_int8_t fold; /* Byte/longword per pixel 0x40B3 */
72: u_int8_t f7[0x40b7-0x40b3-1];
73: u_int8_t opwen; /* Overlay plane write enable 0x40B7 */
74: u_int8_t f8[0x40bf-0x40b7-1];
75: u_int8_t drive; /* Select FB vs. Overlay. 0x40BF */
76:
77: u_int8_t f8a[0x40cb-0x40bf-1];
78: u_int8_t zconfig; /* Z buffer configuration 0x40CB */
79: u_int8_t f8b[0x40cf-0x40cb-1];
80: u_int8_t alt_rr; /* Alternate replacement rule 0x40CF */
81: u_int8_t f8c[0x40d3-0x40cf-1];
82: u_int8_t zrr; /* Z replacement rule 0x40D3 */
83:
84: u_int8_t f9[0x40d7-0x40d3-1];
85: u_int8_t en_scan; /* Enable scan DTACK. 0x40D7 */
86: u_int8_t f10[0x40ef-0x40d7-1];
87: u_int8_t rep_rule; /* Replacement rule 0x40EF */
88: u_int8_t f11[0x40f2-0x40ef-1];
89: u_int16_t source_x; /* Window source X origin 0x40F2 */
90: u_int8_t f12[0x40f6-0x40f2-2];
91: u_int16_t source_y; /* Window source Y origin 0x40F6 */
92: u_int8_t f13[0x40fa-0x40f6-2];
93: u_int16_t dest_x; /* Window dest X origin 0x40FA */
94: u_int8_t f14[0x40fe -0x40fa-2];
95: u_int16_t dest_y; /* Window dest Y origin 0x40FE */
96: u_int8_t f15[0x4102-0x40fe -2];
97: u_int16_t wwidth; /* Window width 0x4102 */
98: u_int8_t f16[0x4106-0x4102-2];
99: u_int16_t wheight; /* Window height 0x4106 */
100: u_int8_t f17[0x6003-0x4106-2];
101: u_int8_t cmapbank; /* Bank select (0 or 1) 0x6003 */
102: u_int8_t f18[0x6007-0x6003-1];
103: u_int8_t dispen; /* Display enable 0x6007 */
104:
105: u_int8_t f18a[0x600B-0x6007-1];
106: u_int8_t fbvenp; /* Frame buffer video enable 0x600B */
107: u_int8_t f18b[0x6017-0x600B-1];
108: u_int8_t fbvens; /* fbvenp blink counterpart 0x6017 */
109:
110: u_int8_t f19[0x6023-0x6017-1];
111: u_int8_t vdrive; /* Video display mode 0x6023 */
112: u_int8_t f20[0x6083-0x6023-1];
113: u_int8_t panxh; /* Pan display in X (high) 0x6083 */
114: u_int8_t f21[0x6087-0x6083-1];
115: u_int8_t panxl; /* Pan display in X (low) 0x6087 */
116: u_int8_t f22[0x608b-0x6087-1];
117: u_int8_t panyh; /* Pan display in Y (high) 0x608B */
118: u_int8_t f23[0x608f-0x608b-1];
119: u_int8_t panyl; /* Pan display in Y (low) 0x608F */
120: u_int8_t f24[0x6093-0x608f-1];
121: u_int8_t zoom; /* Zoom factor 0x6093 */
122: u_int8_t f25[0x6097-0x6093-1];
123: u_int8_t pz_trig; /* Pan & zoom trigger 0x6097 */
124: u_int8_t f26[0x609b-0x6097-1];
125: u_int8_t ovly0p; /* Overlay 0 primary map 0x609B */
126: u_int8_t f27[0x609f-0x609b-1];
127: u_int8_t ovly1p; /* Overlay 1 primary map 0x609F */
128: u_int8_t f28[0x60a3-0x609f-1];
129: u_int8_t ovly0s; /* Overlay 0 secondary map 0x60A3 */
130: u_int8_t f29[0x60a7-0x60a3-1];
131: u_int8_t ovly1s; /* Overlay 1 secondary map 0x60A7 */
132: u_int8_t f30[0x60ab-0x60a7-1];
133: u_int8_t opvenp; /* Overlay video enable 0x60AB */
134: u_int8_t f31[0x60af-0x60ab-1];
135: u_int8_t opvens; /* Overlay blink enable 0x60AF */
136: u_int8_t f32[0x60b3-0x60af-1];
137: u_int8_t fv_trig; /* Trigger control registers 0x60B3 */
138: u_int8_t f33[0x60b7-0x60b3-1];
139: u_int8_t cdwidth; /* Iris cdwidth timing reg. 0x60B7 */
140: u_int8_t f34[0x60bb-0x60b7-1];
141: u_int8_t chstart; /* Iris chstart timing reg. 0x60BB */
142: u_int8_t f35[0x60bf-0x60bb-1];
143: u_int8_t cvwidth; /* Iris cvwidth timing reg. 0x60BF */
144: u_int8_t f36[0x6100-0x60bf-1];
145: struct rgb rgb[8]; /* overlay color map */
146: u_int8_t f37[0x6403-0x6100-sizeof(struct rgb)*8];
147: u_int8_t red0;
148: u_int8_t f38[0x6803-0x6403-1];
149: u_int8_t green0;
150: u_int8_t f39[0x6c03-0x6803-1];
151: u_int8_t blue0;
152: u_int8_t f40[0x7403-0x6c03-1];
153: u_int8_t red1;
154: u_int8_t f41[0x7803-0x7403-1];
155: u_int8_t green1;
156: u_int8_t f42[0x7c03-0x7803-1];
157: u_int8_t blue1;
158: u_int8_t f43[0x8012-0x7c03-1];
159: u_int16_t status1; /* Master Status register 0x8012 */
160: u_int8_t f44[0xC226-0x8012-2];
161: u_int16_t trans; /* Transparency 0xC226 */
162: u_int8_t f45[0xC23E -0xC226-2];
163: u_int16_t pstop; /* Pace value control 0xc23e */
164: };
CVSweb
![[BACK]](/icons/back.gif){kind=icon}
Return to dvboxreg.h CVS log ![[TXT]](/icons/text.gif){kind=icon}
![[DIR]](/icons/dir.gif){kind=icon}
Up to [local] / sys / arch / hp300 / dev