Annotation of sys/arch/hp300/dev/dmareg.h, Revision 1.1.1.1
1.1 nbrk 1: /* $OpenBSD: dmareg.h,v 1.9 2005/11/17 23:56:02 miod Exp $ */
2: /* $NetBSD: dmareg.h,v 1.12 1997/05/05 21:02:40 thorpej Exp $ */
3:
4: /*
5: * Copyright (c) 1982, 1990, 1993
6: * The Regents of the University of California. All rights reserved.
7: *
8: * Redistribution and use in source and binary forms, with or without
9: * modification, are permitted provided that the following conditions
10: * are met:
11: * 1. Redistributions of source code must retain the above copyright
12: * notice, this list of conditions and the following disclaimer.
13: * 2. Redistributions in binary form must reproduce the above copyright
14: * notice, this list of conditions and the following disclaimer in the
15: * documentation and/or other materials provided with the distribution.
16: * 3. Neither the name of the University nor the names of its contributors
17: * may be used to endorse or promote products derived from this software
18: * without specific prior written permission.
19: *
20: * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
21: * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22: * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23: * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
24: * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
25: * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
26: * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
27: * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
28: * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
29: * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
30: * SUCH DAMAGE.
31: *
32: * @(#)dmareg.h 8.1 (Berkeley) 6/10/93
33: */
34:
35: #include <hp300/dev/iotypes.h> /* XXX */
36:
37: /*
38: * Hardware layout for the 98620[ABC]:
39: * 98620A (old 320s?): byte/word DMA in up to 64K chunks
40: * 98620B (320s only): 98620A with programmable IPL
41: * 98620C (all others): byte/word/longword DMA in up to 4Gb chunks
42: */
43:
44: struct dmaBdevice {
45: v_char *dmaB_addr;
46: vu_short dmaB_count;
47: vu_short dmaB_cmd;
48: #define dmaB_stat dmaB_cmd
49: };
50:
51: struct dmadevice {
52: v_char *dma_addr;
53: vu_int dma_count;
54: vu_short dma_cmd;
55: vu_short dma_stat;
56: };
57:
58: struct dmareg {
59: struct dmaBdevice dma_Bchan0;
60: struct dmaBdevice dma_Bchan1;
61: /* the rest are 98620C specific */
62: v_char dma_id[4];
63: vu_char dma_cr;
64: char dma_pad1[0xEB];
65: struct dmadevice dma_chan0;
66: char dma_pad2[0xF4];
67: struct dmadevice dma_chan1;
68: };
69:
70: /* The hp300 has 2 DMA channels. */
71: #define NDMACHAN 2
72:
73: /* addresses */
74: #define DMA_BASE IIOV(0x500000)
75:
76: /* command bits */
77: #define DMA_ENAB 0x0001
78: #define DMA_WORD 0x0002
79: #define DMA_WRT 0x0004
80: #define DMA_PRI 0x0008
81: #define DMA_IPL(x) (((x) - 3) << 4)
82: #define DMA_LWORD 0x0100
83: #define DMA_START 0x8000
84:
85: /* status bits */
86: #define DMA_ARMED 0x01
87: #define DMA_INTR 0x02
88: #define DMA_ACC 0x04
89: #define DMA_HALT 0x08
90: #define DMA_BERR 0x10
91: #define DMA_ALIGN 0x20
92: #define DMA_WRAP 0x40
93:
94: #ifdef _KERNEL
95: /*
96: * Macros to attempt to hide the HW differences between the 98620B DMA
97: * board and the 1TQ4-0401 DMA chip (68020C "board"). The latter
98: * includes emulation registers for the former but you need to access
99: * the "native-mode" registers directly in order to do 32-bit DMA.
100: *
101: * DMA_CLEAR: Clear interrupt on DMA board. We just use the
102: * emulation registers on the 98620C as that is easiest.
103: * DMA_STAT: Read status register. Again, we always read the
104: * emulation register. Someday we might want to
105: * look at the 98620C status to get the extended bits.
106: * DMA_ARM: Load address, count and kick-off DMA.
107: */
108: #define DMA_CLEAR(dc) do { \
109: v_int dmaclr; \
110: dmaclr = (int)dc->dm_Bhwaddr->dmaB_addr; \
111: } while (0);
112: #define DMA_STAT(dc) dc->dm_Bhwaddr->dmaB_stat
113:
114: #if defined(HP320)
115: #define DMA_ARM(sc, dc) \
116: if (sc->sc_type == DMA_B) { \
117: struct dmaBdevice *dma = dc->dm_Bhwaddr; \
118: dma->dmaB_addr = (v_char *)dc->dm_chain[dc->dm_cur].dc_addr; \
119: dma->dmaB_count = dc->dm_chain[dc->dm_cur].dc_count - 1; \
120: dma->dmaB_cmd = dc->dm_cmd; \
121: } else { \
122: struct dmadevice *dma = dc->dm_hwaddr; \
123: dma->dma_addr = (v_char *)dc->dm_chain[dc->dm_cur].dc_addr; \
124: dma->dma_count = dc->dm_chain[dc->dm_cur].dc_count - 1; \
125: dma->dma_cmd = dc->dm_cmd; \
126: }
127: #else
128: #define DMA_ARM(sc, dc) \
129: { \
130: struct dmadevice *dma = dc->dm_hwaddr; \
131: dma->dma_addr = (v_char *)dc->dm_chain[dc->dm_cur].dc_addr; \
132: dma->dma_count = dc->dm_chain[dc->dm_cur].dc_count - 1; \
133: dma->dma_cmd = dc->dm_cmd; \
134: }
135: #endif
136: #endif
CVSweb