[BACK]Return to cpufunc_asm_armv4.S CVS log [TXT][DIR] Up to [local] / sys / arch / arm / arm

Annotation of sys/arch/arm/arm/cpufunc_asm_armv4.S, Revision 1.1

1.1     ! nbrk        1: /*     $OpenBSD: cpufunc_asm_armv4.S,v 1.1 2004/02/01 05:09:48 drahn Exp $     */
        !             2: /*     $NetBSD: cpufunc_asm_armv4.S,v 1.1 2001/11/10 23:14:09 thorpej Exp $    */
        !             3:
        !             4: /*
        !             5:  * Copyright (c) 2001 ARM Limited
        !             6:  * Copyright (c) 1997,1998 Mark Brinicombe.
        !             7:  * Copyright (c) 1997 Causality Limited
        !             8:  * All rights reserved.
        !             9:  *
        !            10:  * Redistribution and use in source and binary forms, with or without
        !            11:  * modification, are permitted provided that the following conditions
        !            12:  * are met:
        !            13:  * 1. Redistributions of source code must retain the above copyright
        !            14:  *    notice, this list of conditions and the following disclaimer.
        !            15:  * 2. Redistributions in binary form must reproduce the above copyright
        !            16:  *    notice, this list of conditions and the following disclaimer in the
        !            17:  *    documentation and/or other materials provided with the distribution.
        !            18:  * 3. All advertising materials mentioning features or use of this software
        !            19:  *    must display the following acknowledgement:
        !            20:  *     This product includes software developed by Causality Limited.
        !            21:  * 4. The name of Causality Limited may not be used to endorse or promote
        !            22:  *    products derived from this software without specific prior written
        !            23:  *    permission.
        !            24:  *
        !            25:  * THIS SOFTWARE IS PROVIDED BY CAUSALITY LIMITED ``AS IS'' AND ANY EXPRESS
        !            26:  * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
        !            27:  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
        !            28:  * DISCLAIMED. IN NO EVENT SHALL CAUSALITY LIMITED BE LIABLE FOR ANY DIRECT,
        !            29:  * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
        !            30:  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
        !            31:  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
        !            32:  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
        !            33:  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
        !            34:  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
        !            35:  * SUCH DAMAGE.
        !            36:  *
        !            37:  * ARM9 assembly functions for CPU / MMU / TLB specific operations
        !            38:  */
        !            39:
        !            40: #include <machine/cpu.h>
        !            41: #include <machine/asm.h>
        !            42:
        !            43: /*
        !            44:  * TLB functions
        !            45:  */
        !            46: ENTRY(armv4_tlb_flushID)
        !            47:        mcr     p15, 0, r0, c8, c7, 0   /* flush I+D tlb */
        !            48:        mov     pc, lr
        !            49:
        !            50: ENTRY(armv4_tlb_flushI)
        !            51:        mcr     p15, 0, r0, c8, c5, 0   /* flush I tlb */
        !            52:        mov     pc, lr
        !            53:
        !            54: ENTRY(armv4_tlb_flushD)
        !            55:        mcr     p15, 0, r0, c8, c6, 0   /* flush D tlb */
        !            56:        mov     pc, lr
        !            57:
        !            58: ENTRY(armv4_tlb_flushD_SE)
        !            59:        mcr     p15, 0, r0, c8, c6, 1   /* flush D tlb single entry */
        !            60:        mov     pc, lr
        !            61:
        !            62: /*
        !            63:  * Other functions
        !            64:  */
        !            65: ENTRY(armv4_drain_writebuf)
        !            66:        mcr     p15, 0, r0, c7, c10, 4  /* drain write buffer */
        !            67:        mov     pc, lr

CVSweb