File: [local] / sys / arch / alpha / mcbus / mcbusreg.h (download)
Revision 1.1.1.1 (vendor branch), Tue Mar 4 16:04:40 2008 UTC (16 years, 3 months ago) by nbrk
Branch: OPENBSD_4_2_BASE, MAIN
CVS Tags: jornada-partial-support-wip, HEAD Changes since 1.1: +0 -0 lines
Import of OpenBSD 4.2 release kernel tree with initial code to support
Jornada 720/728, StrongARM 1110-based handheld PC.
At this point kernel roots on NFS and boots into vfs_mountroot() and traps.
What is supported:
- glass console, Jornada framebuffer (jfb) works in 16bpp direct color mode
(needs some palette tweaks for non black/white/blue colors, i think)
- saic, SA11x0 interrupt controller (needs cleanup)
- sacom, SA11x0 UART (supported only as boot console for now)
- SA11x0 GPIO controller fully supported (but can't handle multiple interrupt
handlers on one gpio pin)
- sassp, SSP port on SA11x0 that attaches spibus
- Jornada microcontroller (jmcu) to control kbd, battery, etc throught
the SPI bus (wskbd attaches on jmcu, but not tested)
- tod functions seem work
- initial code for SA-1111 (chip companion) : this is TODO
Next important steps, i think:
- gpio and intc on sa1111
- pcmcia support for sa11x0 (and sa1111 help logic)
- REAL root on nfs when we have PCMCIA support (we may use any of supported pccard NICs)
- root on wd0! (using already supported PCMCIA-ATA)
|
/* $OpenBSD: mcbusreg.h,v 1.1 2007/03/16 21:22:27 robert Exp $ */
/* $NetBSD: mcbusreg.h,v 1.3 1999/11/16 18:36:27 mjacob Exp $ */
/*
* Copyright (c) 1998 by Matthew Jacob
* NASA AMES Research Center.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice immediately at the beginning of the file, without modification,
* this list of conditions, and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
/*
* 'Register' definitions for the MCBUS main
* system bus found on AlphaServer 4100 systems.
*/
/*
* Information gathered from:
*
* "Rawhide System Programmer's Manual, revision 1.4".
*/
/*
* There are 7 possible MC bus modules (architecture says 10, but
* the address map details say otherwise), 1 though 7.
* Their uses are defined as follows:
*
* MID Module
* ---- ------
* 1 Memory
* 2 CPU
* 3 CPU
* 4 CPU, PCI
* 5 CPU, PCI
* 6 CPU, PCI
* 7 CPU, PCI
*
*/
#define MCBUS_MID_MAX 7
/*
* For this architecture, bit 39 of a 40 bit address controls whether
* you access I/O or Memory space. Further, there *could* be multiple
* MC busses (but only one specified for now).
*/
#define MCBUS_IOSPACE 0x0000008000000000L
#define MCBUS_GID_MASK 0x0000007000000000L
#define MCBUS_GID_SHIFT 36
#define MCBUS_MID_MASK 0x0000000E00000000L
#define MCBUS_MID_SHIFT 33
#define MAX_MC_BUS 8
/*
* This is something of a layering violation, but it makes probing cleaner.
*/
#define MCPCIA_PER_MCBUS 4
/*
* defaults for locators
*/
#define MCBUSCF_NLOCS 1
#define MCBUSCF_MID 0
#define MCBUSCF_MID_DEFAULT -1
/* the MCPCIA bridge CSR addresses, offset zero, is a good thing to probe for */
#define MCPCIA_BRIDGE_ADDR(gid, mid) \
(MCBUS_IOSPACE | 0x1E0000000LL | \
(((unsigned long) gid) << MCBUS_GID_SHIFT) | \
(((unsigned long) mid) << MCBUS_MID_SHIFT))