Annotation of prex-old/sys/arch/arm/arm/trap.c, Revision 1.1.1.1
1.1 nbrk 1: /*-
2: * Copyright (c) 2005, Kohsuke Ohtani
3: * All rights reserved.
4: *
5: * Redistribution and use in source and binary forms, with or without
6: * modification, are permitted provided that the following conditions
7: * are met:
8: * 1. Redistributions of source code must retain the above copyright
9: * notice, this list of conditions and the following disclaimer.
10: * 2. Redistributions in binary form must reproduce the above copyright
11: * notice, this list of conditions and the following disclaimer in the
12: * documentation and/or other materials provided with the distribution.
13: * 3. Neither the name of the author nor the names of any co-contributors
14: * may be used to endorse or promote products derived from this software
15: * without specific prior written permission.
16: *
17: * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
18: * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19: * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20: * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
21: * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22: * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23: * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24: * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25: * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26: * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
27: * SUCH DAMAGE.
28: */
29:
30: /*
31: * trap.c - called from the trap handler when a processor trap occurs.
32: */
33:
34: #include <kernel.h>
35: #include <exception.h>
36: #include <thread.h>
37: #include <task.h>
38: #include <cpu.h>
39:
40: #ifdef DEBUG
41: void trap_dump(struct cpu_regs *);
42:
43: static char *const trap_name[] = {
44: "Reset",
45: "Undefined instruction",
46: "Software interrupt",
47: "Prefetch abort",
48: "Data abort",
49: "Reserved",
50: "IRQ",
51: "FIQ",
52: };
53: #define MAXTRAP (sizeof(trap_name) / sizeof(void *) - 1)
54: #endif /* DEBUG */
55:
56: /*
57: * Trap/exception mapping table.
58: * ARM exception is translated to the architecture
59: * independent exception code.
60: */
61: static const int exception_map[] = {
62: 0,
63: SIGILL, /* Undefined instruction */
64: 0,
65: SIGSEGV, /* Prefech abort */
66: SIGSEGV, /* Data abort */
67: 0,
68: 0,
69: };
70:
71: /*
72: * TODO: Need to implement trap code
73: */
74:
CVSweb