[BACK]Return to config.c CVS log [TXT][DIR] Up to [local] / funnyos / arch / sam7s64

Annotation of funnyos/arch/sam7s64/config.c, Revision 1.16

1.1       init        1: /*
1.16    ! nbrk        2:  * $Id: config.c,v 1.15 2007/12/20 15:38:46 nbrk Exp $
1.1       init        3:  */
                      4: #include <sys/types.h>
                      5: #include <sys/device.h>
                      6:
1.9       nbrk        7: #include <dev/cpuvar.h>
                      8: #include <arch/sam7s64/dev/at91sam7.h>
1.4       nbrk        9:
1.1       init       10: /*
                     11:  * Configuration file for platform (AT91SAM7S64).
                     12:  */
                     13:
                     14: /* device drivers */
                     15: extern struct driver root_dr;
                     16: extern struct driver cpu_dr;
1.3       init       17: extern struct driver saapbus_dr;
1.7       nbrk       18: extern struct driver sapio_dr;
1.8       nbrk       19: extern struct driver gpioled_dr;
1.13      nbrk       20: extern struct driver saaic_dr;
                     21: extern struct driver sartt_dr;
1.14      nbrk       22: extern struct driver gpiobtn_dr;
1.15      nbrk       23: extern struct driver saspi_dr;
1.16    ! nbrk       24: extern struct driver spisdmmc_dr;
1.1       init       25:
                     26:
1.9       nbrk       27: extern void    (*putchar)(char);
1.10      nbrk       28: extern void    sausart_early_putchar(char ch);
1.1       init       29:
                     30: /* amount of physical memory, in Bytes */
1.5       nbrk       31: uint32_t physmem = 16384 /* 16KB :) */;
1.1       init       32:
                     33: /*
                     34:  * Where to attach each device.
                     35:  */
                     36: struct attachinfo config_attachinfo[] = {
                     37:        /* child,   parent, pminor, loc,        intrno, flags */
1.14      nbrk       38:        { "cpu" ,       "root",         0, 0,                   -1,     0 },
                     39:        { "saapbus","root",     0, 0,                   -1,     0 },
                     40:        { "sapio",  "saapbus",  0, 0,                   -1, 0 },
                     41:        { "gpioled","sapio",    0, 17,                  -1, 0 },
                     42:        { "gpioled","sapio",    0, 18,                  -1, 0 },
                     43:        { "gpiobtn","sapio",    0, 19,                   0,     0 /*controls gpioled/0*/},
                     44:        { "gpiobtn","sapio",    0, 20,                  30,     0 /*controls gpioled/1*/},
                     45: //     { "sartt",  "saapbus",  0, 0,                   1,  0 },
1.15      nbrk       46:        { "saspi",      "saapbus",      0, 0,                   0,      0 },
1.16    ! nbrk       47:        { "spisdmmc","saspi",   0, 0,                   0,      0 },
1.15      nbrk       48: //     { "saaic",  "saapbus",  0, 0,                   -1, 0 },
1.14      nbrk       49:        { NULL,         NULL,           0, 0,                   -1,  0 }
1.1       init       50: };
                     51:
                     52:
                     53: /*
                     54:  * Link device names with their drivers.
                     55:  */
                     56: struct driverinfo config_driverinfo[] = {
                     57: /* name, driverp, ninstances (should be -1) */
                     58:        { "root", &root_dr, -1 },
                     59:        { "cpu" , &cpu_dr, -1 },
1.3       init       60:        { "saapbus" , &saapbus_dr, -1 },
1.7       nbrk       61:        { "sapio", &sapio_dr, -1 },
1.8       nbrk       62:        { "gpioled", &gpioled_dr, -1 },
1.13      nbrk       63:        { "saaic", &saaic_dr, -1 },
                     64:        { "sartt", &sartt_dr, -1 },
1.15      nbrk       65:        { "gpiobtn", &gpiobtn_dr, -1 },
                     66:        { "saspi", &saspi_dr, -1 },
1.16    ! nbrk       67:        { "spisdmmc", &spisdmmc_dr, -1 },
1.1       init       68:        { NULL, NULL, 0 }
                     69: };
                     70:
                     71:
                     72: /*
                     73:  * Machine early-stage initialization hooks.
                     74:  */
                     75:
                     76: void
1.4       nbrk       77: config_machineinit(void)
1.1       init       78: {
                     79:        /*
1.4       nbrk       80:         * Initialize critical devices at startup.
1.1       init       81:         */
1.9       nbrk       82:        __cpu_disable_irq();
1.4       nbrk       83:
1.5       nbrk       84:        /* disable watchdog */
1.9       nbrk       85:        *AT91C_WDTC_WDMR = AT91C_WDTC_WDDIS;
1.5       nbrk       86:
1.9       nbrk       87:        /* set FLASH to high-speed */
                     88:        *AT91C_MC_FMR = AT91C_MC_FWS_0FWS;
1.5       nbrk       89:
1.11      nbrk       90:        /* enable user RESET (magic button on board) */
                     91:        *AT91C_RSTC_RMR = AT91C_RSTC_URSTEN | AT91C_RSTC_KEY;
                     92:
1.5       nbrk       93:        /*
1.9       nbrk       94:         * Initialize oscillators.
                     95:         * Taken from Atmel's examples.
1.6       nbrk       96:         */
1.9       nbrk       97:        /* Set MCK at 48 054 850 */
1.6       nbrk       98:
1.9       nbrk       99:        /* 1 Enabling the Main Oscillator */
                    100:     /* SCK = 1/32768 = 30.51 uSecond
                    101:      * Start up time = 8 * 6 / SCK = 56 * 30.51 = 1,46484375 ms
1.5       nbrk      102:         */
1.9       nbrk      103:        *AT91C_PMC_MOR = ( (AT91C_CKGR_OSCOUNT & (0x06 <<8)) | AT91C_CKGR_MOSCEN);
1.5       nbrk      104:
1.9       nbrk      105:        /* Wait the startup time */
                    106:        while(!(*AT91C_PMC_SR & AT91C_PMC_MOSCS))
                    107:                ;
1.5       nbrk      108:
1.9       nbrk      109:        /* 2 Checking the Main Oscillator Frequency (Optional) */
                    110:        /* TODO */
1.5       nbrk      111:
1.9       nbrk      112:        /* 3 Setting PLL and divider: */
                    113:        /* - div by 14 Fin = 1.3165 =(18,432 / 14)
                    114:         * - Mul 72+1: Fout =   96.1097 =(3,6864 *73)
                    115:         * for 96 MHz the erroe is 0.11%
                    116:         * Field out NOT USED = 0
                    117:         * PLLCOUNT pll startup time estimate at : 0.844 ms
                    118:         * PLLCOUNT 28 = 0.000844 /(1/32768)
                    119:         */
                    120:        *AT91C_PMC_PLLR = ( (AT91C_CKGR_DIV & 14 )              |
                    121:                                        (AT91C_CKGR_PLLCOUNT & (28<<8)) |
                    122:                                        (AT91C_CKGR_MUL & (72<<16)) );
1.5       nbrk      123:
1.9       nbrk      124:        /* Wait the startup time */
                    125:        while(!(*AT91C_PMC_SR & AT91C_PMC_LOCK))
                    126:                ;
                    127:        while(!(*AT91C_PMC_SR & AT91C_PMC_MCKRDY))
                    128:                ;
1.5       nbrk      129:
1.9       nbrk      130:        /* 4. Selection of Master Clock and Processor Clock */
                    131:        /* select the PLL clock divided by 2: */
                    132:        *AT91C_PMC_MCKR = AT91C_PMC_PRES_CLK_2;
                    133:        while(!(*AT91C_PMC_SR & AT91C_PMC_MCKRDY))
                    134:                ;
                    135:
                    136:        *AT91C_PMC_MCKR |= AT91C_PMC_CSS_PLL_CLK;
                    137:        while(!(*AT91C_PMC_SR & AT91C_PMC_MCKRDY))
                    138:                ;
1.5       nbrk      139:
1.12      nbrk      140:        /* enable clock to all modules */
1.11      nbrk      141:        *AT91C_PMC_PCER = AT91C_ALL_INT;
1.9       nbrk      142:
                    143:        /* initialize USART0 (we clock it in PMC above) */
                    144:
                    145:   *AT91C_PIOA_PDR = AT91C_PA5_RXD0 |        /* Enable RxD0 Pin */
                    146:                     AT91C_PA6_TXD0;         /* Enalbe TxD0 Pin */
                    147:
                    148:   *AT91C_US0_MR = AT91C_US_USMODE_NORMAL |  /* Normal Mode */
                    149:                   AT91C_US_CLKS_CLOCK    |  /* Clock = MCK */
                    150:                   AT91C_US_CHRL_8_BITS   |  /* 8-bit Data  */
                    151:                   AT91C_US_PAR_NONE      |  /* No Parity   */
                    152:                   AT91C_US_NBSTOP_1_BIT;    /* 1 Stop Bit  */
                    153:
                    154:   *AT91C_US0_BRGR = 48054857 / 16 / 9600;                    /* Baud Rate Divisor */
                    155:
1.10      nbrk      156:   /* enable DMA transfers on USART0 */
                    157:   *AT91C_US0_PTCR = AT91C_PDC_TXTEN | AT91C_PDC_RXTEN;
                    158:
1.9       nbrk      159:   *AT91C_US0_CR = AT91C_US_RXEN  |          /* Receiver Enable     */
                    160:                   AT91C_US_TXEN;            /* Transmitter Enable  */
                    161:
                    162:        /* redefine putchar */
1.10      nbrk      163:        putchar = sausart_early_putchar;
1.1       init      164: }
                    165:
                    166:

CVSweb