version 1.9, 2007/11/24 10:12:44 |
version 1.10, 2007/11/24 15:13:33 |
|
|
|
|
|
|
extern void (*putchar)(char); |
extern void (*putchar)(char); |
extern void sausart_0_putchar(char ch); |
extern void sausart_early_putchar(char ch); |
|
|
/* amount of physical memory, in Bytes */ |
/* amount of physical memory, in Bytes */ |
uint32_t physmem = 16384 /* 16KB :) */; |
uint32_t physmem = 16384 /* 16KB :) */; |
|
|
; |
; |
|
|
/* enable clock to PIO and USART0 */ |
/* enable clock to PIO and USART0 */ |
*AT91C_PMC_PCER = AT91C_ID_PIOA | AT91C_ID_US0 AT91C_ID_PDC; |
*AT91C_PMC_PCER = AT91C_ID_PIOA | AT91C_ID_US0; |
|
|
*AT91C_PIOA_PER = (1 << 17 | 1 << 18); |
*AT91C_PIOA_PER = (1 << 17 | 1 << 18); |
*AT91C_PIOA_OER = (1 << 17 | 1 << 18); |
*AT91C_PIOA_OER = (1 << 17 | 1 << 18); |
|
|
|
|
*AT91C_US0_BRGR = 48054857 / 16 / 9600; /* Baud Rate Divisor */ |
*AT91C_US0_BRGR = 48054857 / 16 / 9600; /* Baud Rate Divisor */ |
|
|
|
/* enable DMA transfers on USART0 */ |
|
*AT91C_US0_PTCR = AT91C_PDC_TXTEN | AT91C_PDC_RXTEN; |
|
|
*AT91C_US0_CR = AT91C_US_RXEN | /* Receiver Enable */ |
*AT91C_US0_CR = AT91C_US_RXEN | /* Receiver Enable */ |
AT91C_US_TXEN; /* Transmitter Enable */ |
AT91C_US_TXEN; /* Transmitter Enable */ |
|
|
/* redefine putchar */ |
/* redefine putchar */ |
putchar = sausart_0_putchar; |
putchar = sausart_early_putchar; |
// putchar(0); |
// putchar(0); |
// putchar(0x46); |
// putchar(0x46); |
// putchar(0x46); |
// putchar(0x46); |